欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8543EVUAQG 参数 Datasheet PDF下载

MPC8543EVUAQG图片预览
型号: MPC8543EVUAQG
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerQUICC ™III集成处理器硬件规格 [PowerQUICC™ III Integrated Processor Hardware Specifications]
分类和应用:
文件页数/大小: 144 页 / 1534 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MPC8543EVUAQG的Datasheet PDF文件第7页浏览型号MPC8543EVUAQG的Datasheet PDF文件第8页浏览型号MPC8543EVUAQG的Datasheet PDF文件第9页浏览型号MPC8543EVUAQG的Datasheet PDF文件第10页浏览型号MPC8543EVUAQG的Datasheet PDF文件第12页浏览型号MPC8543EVUAQG的Datasheet PDF文件第13页浏览型号MPC8543EVUAQG的Datasheet PDF文件第14页浏览型号MPC8543EVUAQG的Datasheet PDF文件第15页  
Electrical Characteristics
Table 1. Absolute Maximum Ratings
1
(continued)
Characteristic
Storage temperature range
Symbol
T
STG
Max Value
–55 to 150
Unit
°C
Notes
Notes:
1. Functional and tested operating conditions are given in
Absolute maximum ratings are stress ratings only, and
functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause
permanent damage to the device.
2. The –0.3 to 2.75 V range is for DDR and –0.3 to 1.98 V range is for DDR2.
3. The 3.63 V maximum is only supported when the port is configured in GMII, MII, RMII, or TBI modes; otherwise the 2.75 V
maximum applies. See
for details on
the recommended operating conditions per protocol.
4. (M,L,O)V
IN
may overshoot/undershoot to a voltage and for a maximum duration as shown in
2.1.2
Recommended Operating Conditions
provides the recommended operating conditions for this device. Note that the values in
are
the recommended and tested operating conditions. Proper device operation outside these conditions is not
guaranteed.
Table 2. Recommended Operating Conditions
Characteristic
Core supply voltage
PLL supply voltage
Core power supply for SerDes transceivers
Pad power supply for SerDes transceivers
DDR and DDR2 DRAM I/O voltage
Three-speed Ethernet I/O voltage
Symbol
V
DD
AV
DD
SV
DD
XV
DD
GV
DD
LV
DD
TV
DD
PCI/PCI-X, DUART, system control and power management, I
2
C,
Ethernet MII management, and JTAG I/O voltage
Local bus I/O voltage
Input voltage
DDR and DDR2 DRAM signals
DDR and DDR2 DRAM reference
Three-speed Ethernet signals
Local bus signals
PCI, DUART, SYSCLK, system control and power
management, I
2
C, Ethernet MII management, and
JTAG signals
OV
DD
BV
DD
MV
IN
MV
REF
LV
IN
TV
IN
BV
IN
OV
IN
Recommended
Value
1.1 V ± 55 mV
1.1 V ± 55 mV
1.1 V ± 55 mV
1.1 V ± 55 mV
2.5 V ± 125 mV
1.8 V ± 90 mV
3.3 V ± 165 mV
2.5 V ± 125 mV
3.3 V ± 165 mV
2.5 V ± 125 mV
3.3 V ± 165 mV
3.3 V ± 165 mV
2.5 V ± 125 mV
GND to GV
DD
GND to GV
DD
/2
GND to LV
DD
GND to TV
DD
GND to BV
DD
GND to OV
DD
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
Notes
1
4
4
3
2
2
4
3
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6
Freescale Semiconductor
11