欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8543EVUAQG 参数 Datasheet PDF下载

MPC8543EVUAQG图片预览
型号: MPC8543EVUAQG
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerQUICC ™III集成处理器硬件规格 [PowerQUICC™ III Integrated Processor Hardware Specifications]
分类和应用:
文件页数/大小: 144 页 / 1534 K
品牌: FREESCALE [ Freescale ]
 浏览型号MPC8543EVUAQG的Datasheet PDF文件第6页浏览型号MPC8543EVUAQG的Datasheet PDF文件第7页浏览型号MPC8543EVUAQG的Datasheet PDF文件第8页浏览型号MPC8543EVUAQG的Datasheet PDF文件第9页浏览型号MPC8543EVUAQG的Datasheet PDF文件第11页浏览型号MPC8543EVUAQG的Datasheet PDF文件第12页浏览型号MPC8543EVUAQG的Datasheet PDF文件第13页浏览型号MPC8543EVUAQG的Datasheet PDF文件第14页  
Electrical Characteristics  
2 Electrical Characteristics  
This section provides the AC and DC electrical specifications and thermal characteristics for the  
MPC8548E. This device is currently targeted to these specifications. Some of these specifications are  
independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer  
design specifications.  
2.1  
Overall DC Electrical Characteristics  
This section covers the ratings, conditions, and other characteristics.  
2.1.1  
Absolute Maximum Ratings  
Table 1 provides the absolute maximum ratings.  
1
Table 1. Absolute Maximum Ratings  
Characteristic  
Symbol  
Max Value  
Unit  
Notes  
Core supply voltage  
PLL supply voltage  
V
–0.3 to 1.21  
–0.3 to 1.21  
–0.3 to 1.21  
–0.3 to 1.21  
V
V
V
V
V
DD  
AV  
SV  
XV  
DD  
DD  
DD  
Core power supply for SerDes transceivers  
Pad power supply for SerDes transceivers  
DDR and DDR2 DRAM I/O voltage  
GV  
–0.3 to 2.75  
–0.3 to 1.98  
DD  
Three-speed Ethernet I/O voltage  
LV (for eTSEC1  
and eTSEC2)  
–0.3 to 3.63  
–0.3 to 2.75  
V
3
3
DD  
TV (for eTSEC3  
–0.3 to 3.63  
–0.3 to 2.75  
DD  
and eTSEC4)  
PCI/PCI-X, DUART, system control and power management,  
I C, Ethernet MII management, and JTAG I/O voltage  
OV  
–0.3 to 3.63  
V
V
DD  
DD  
2
Local bus I/O voltage  
BV  
–0.3 to 3.63  
–0.3 to 2.75  
Input voltage DDR/DDR2 DRAM signals  
DDR/DDR2 DRAM reference  
MV  
–0.3 to (GV + 0.3)  
V
V
4
IN  
DD  
MV  
–0.3 to  
REF  
(GV /2 + 0.3)  
DD  
Three-speed Ethernet I/O signals  
LV  
–0.3 to (LV + 0.3)  
V
4
IN  
DD  
TV  
–0.3 to (TV + 0.3)  
IN  
DD  
Local bus signals  
BV  
–0.3 to (BV + 0.3)  
V
4
IN  
DD  
DUART, SYSCLK, system control and power  
OV  
OV  
–0.3 to (OV + 0.3)  
DD  
IN  
IN  
2
management, I C, Ethernet MII management,  
and JTAG signals  
PCI/PCI-X  
–0.3 to (OV + 0.3)  
V
4
DD  
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6  
Freescale Semiconductor  
10  
 复制成功!