欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8572ELVTAULD 参数 Datasheet PDF下载

MPC8572ELVTAULD图片预览
型号: MPC8572ELVTAULD
PDF下载: 下载PDF文件 查看货源
内容描述: MPC8572E的PowerQUICC III集成处理器硬件规格 [MPC8572E PowerQUICC III Integrated Processor Hardware Specifications]
分类和应用: PC
文件页数/大小: 140 页 / 1412 K
品牌: FREESCALE [ Freescale ]
 浏览型号MPC8572ELVTAULD的Datasheet PDF文件第7页浏览型号MPC8572ELVTAULD的Datasheet PDF文件第8页浏览型号MPC8572ELVTAULD的Datasheet PDF文件第9页浏览型号MPC8572ELVTAULD的Datasheet PDF文件第10页浏览型号MPC8572ELVTAULD的Datasheet PDF文件第12页浏览型号MPC8572ELVTAULD的Datasheet PDF文件第13页浏览型号MPC8572ELVTAULD的Datasheet PDF文件第14页浏览型号MPC8572ELVTAULD的Datasheet PDF文件第15页  
Electrical Characteristics  
2.1  
Overall DC Electrical Characteristics  
This section covers the ratings, conditions, and other characteristics.  
2.1.1  
Absolute Maximum Ratings  
Table 1 provides the absolute maximum ratings.  
1
Table 1. Absolute Maximum Ratings  
Characteristic Symbol  
Range  
Unit Notes  
Core supply voltage  
PLL supply voltage  
V
–0.3 to 1.21  
–0.3 to 1.21  
–0.3 to 1.21  
–0.3 to 1.21  
–0.3 to 1.98  
–0.3 to 1.65  
V
V
V
V
V
DD  
AV  
SV  
XV  
DD  
DD  
DD  
Core power supply for SerDes transceivers  
Pad power supply for SerDes transceivers  
DDR SDRAM  
Controller I/O  
supply voltage  
DDR2 SDRAM Interface  
DDR3 SDRAM Interface  
GV  
DD  
Three-speed Ethernet I/O, FEC management interface, MII  
management voltage  
LV (for eTSEC1  
and eTSEC2)  
–0.3 to 3.63  
–0.3 to 2.75  
V
V
2
2
DD  
TV (for eTSEC3  
–0.3 to 3.63  
–0.3 to 2.75  
DD  
and eTSEC4, FEC)  
2
DUART, system control and power management, I C, and JTAG  
OV  
–0.3 to 3.63  
DD  
DD  
I/O voltage  
Local bus and GPIO I/O voltage  
BV  
–0.3 to 3.63  
–0.3 to 2.75  
–0.3 to 1.98  
V
Input voltage  
DDR2 and DDR3 SDRAM interface signals  
DDR2 and DDR3 SDRAM interface reference  
Three-speed Ethernet signals  
MV  
–0.3 to (GV + 0.3)  
V
V
V
3
3
IN  
DD  
MV  
n
–0.3 to (GV /2 + 0.3)  
DD  
REF  
LV  
–0.3 to (LV + 0.3)  
DD  
IN  
TV  
–0.3 to (TV + 0.3)  
IN  
DD  
Local bus and GPIO signals  
BV  
–0.3 to (BV + 0.3)  
V
3
IN  
IN  
DD  
DUART, SYSCLK, system control and power  
OV  
–0.3 to (OV + 0.3)  
DD  
2
management, I C, and JTAG signals  
Storage temperature range  
T
–55 to 150  
°C  
STG  
Notes:  
1. Functional operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional  
operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent  
damage to the device.  
2. The 3.63V maximum is only supported when the port is configured in GMII, MII, RMII or TBI modes; otherwise the 2.75V  
maximum applies. See Section 8.2, “FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications,” for details on  
the recommended operating conditions per protocol.  
3. (M,L,O)V may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.  
IN  
MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4  
Freescale Semiconductor  
11  
 复制成功!