Freescale Semiconductor, Inc.
Table 4-12 Chip Select Control Parameter Summary
CSIO1
Enable
Valid
IO1EN in CSCTL —
IO1AV in CSGSIZ —
IO1PL in CSCTL —
Fixed —
1 = On, off at reset (0)
1 = Address valid, 0 = E valid
1 = Active high, 0 = Active low
($x060–$x7FF)
Polarity
Size
Start Address
Stretch
$x060 —
“x” is determined by REG[3:0] in INIT
IO1SA–IO1SB in CSSTRH — 0, 1, 2, or 3 E clocks
CSIO2
Enable
Valid
IO2EN in CSCTL —
IO2AV in CSGSIZ —
IO2PL in CSCTL —
Fixed —
1 = On, off at reset (0)
1 = Address valid, 0 = E valid
1 = Active high, 0 = Active low
($x800–$xFFF)
Polarity
Size
Start Address
Stretch
$x800 —
“x” is determined by REG[3:0] in INIT
IO2SA–IO2SB in CSSTRH — 0, 1, 2, or 3 E clocks
CSPROG
Enable
PCSEN in CSCTL —
1 = On, on after reset in expanded modes
off after reset in single-chip modes
Valid
Fixed (Address valid)
Fixed (Active low)
Polarity
Size
PSIZA–PSIZB —
in CSCTL
0:0 = 64K ($0000–$FFFF)
0:1 = 32K ($8000–$FFFF)
1:0 = 16K ($C000–$FFFF)
1:1 = 8K ($E000–$FFFF)
Start Address
Stretch
Fixed (determined by size)
PSTHA–PSTHB in CSSTRH — 0, 1, 2, or 3 E clocks
1 cycle after reset in expanded mode
no delay after reset in all other modes
Priority
Enable
GCSPR in CSCTL —
1 = CSGEN above CSPROG
0 = CSPROG above CSGEN
CSGEN
Set size to 0K to disable — 1 = CSGEN above CSPROG
0 = CSPROG above CSGEN
Valid
GAVLD in CSGSIZ —
GNPOL in CSGSIZ —
Address valid or E valid
Active high or low
Polarity
Size
GSIZA–GSIZC in CSGSIZ — Refer to Table 4–12
GA[15:10] in CSGADR
Start Address
Stretch
GSTHA–GSTHB in CSSTRH — 0, 1, 2, or 3 E clocks
OPERATING MODES AND ON-CHIP MEMORY
TECHNICAL DATA
4-23
For More Information On This Product,
Go to: www.freescale.com
FREESCALE [ Freescale ]
