欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68HC11P1CFN3 参数 Datasheet PDF下载

MC68HC11P1CFN3图片预览
型号: MC68HC11P1CFN3
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 268 页 / 2323 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC68HC11P1CFN3的Datasheet PDF文件第148页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第149页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第150页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第151页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第153页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第154页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第155页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第156页  
Freescale Semiconductor, Inc.  
Timing System  
IC1F–IC3F — Input capture x flag  
1 = Selected edge has been detected on corresponding port pin.  
0 = Selected edge has not been detected on corresponding port  
pin.  
These flags are set each time a selected active edge is detected on  
the ICx input line  
8.5.9 TMSK2 — Timer interrupt mask register 2  
State  
on reset  
Address bit 7  
$0024 TOI  
bit 6  
bit 5  
bit 4  
bit 3  
0
bit 2  
0
bit 1  
PR1  
bit 0  
Timer interrupt mask 2 (TMSK2)  
RTII PAOVI PAII  
PR0 0000 0000  
Use this 8-bit register to enable or inhibit timer overflow and real-time  
interrupts. The timer prescaler control bits are included in this register.  
NOTE: Bits in TMSK2 correspond bit for bit with flag bits in TFLG2. Ones in  
TMSK2 enable the corresponding interrupt sources.  
TOI — Timer overflow interrupt enable  
1 = Timer overflow interrupt requested when TOF is set.  
0 = TOF interrupts disabled.  
RTII — Real-time interrupt enable (refer to Real-time interrupt)  
PAOVI — Pulse accumulator overflow interrupt enable (refer to  
Pulse accumulator status and interrupt bits)  
PAII — Pulse accumulator input edge interrupt enable (refer to  
Pulse accumulator status and interrupt bits)  
PR[1:0] — Timer prescaler select  
PR[1:0]  
0 0  
Prescaler  
1
4
0 1  
1 0  
8
1 1  
16  
Technical Data  
MC68HC11P2 — Rev 1.0  
Timing System  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!