欢迎访问ic37.com |
会员登录 免费注册
发布采购

DSP56301VF100 参数 Datasheet PDF下载

DSP56301VF100图片预览
型号: DSP56301VF100
PDF下载: 下载PDF文件 查看货源
内容描述: 24位数字信号处理器 [24-Bit Digital Signal Processor]
分类和应用: 外围集成电路数字信号处理器时钟
文件页数/大小: 124 页 / 2296 K
品牌: FREESCALE [ Freescale ]
 浏览型号DSP56301VF100的Datasheet PDF文件第1页浏览型号DSP56301VF100的Datasheet PDF文件第2页浏览型号DSP56301VF100的Datasheet PDF文件第3页浏览型号DSP56301VF100的Datasheet PDF文件第4页浏览型号DSP56301VF100的Datasheet PDF文件第6页浏览型号DSP56301VF100的Datasheet PDF文件第7页浏览型号DSP56301VF100的Datasheet PDF文件第8页浏览型号DSP56301VF100的Datasheet PDF文件第9页  
Signals/Connections  
1
The DSP56301 input and output signals are organized into functional groups, as shown in Table 1-1 and illustrated  
in Figure 1-1. The DSP56301 operates from a 3 V supply; however, some of the inputs can tolerate 5 V. A special  
notice for this feature is added to the signal descriptions of those inputs.  
Table 1-1. DSP56301 Functional Signal Groupings  
Number of  
Signals by  
Package Type  
Functional Group  
Detailed Description  
MAP-  
BGA  
TQFP  
1
Power (V  
)
25  
26  
2
45  
38  
2
Table 1-2  
Table 1-3  
Table 1-4  
Table 1-5  
Table 1-6  
Table 1-7  
Table 1-8  
Table 1-9  
Table 1-11  
CC  
1
Ground (GND)  
Clock  
PLL  
3
3
Address Bus  
Data Bus  
Bus Control  
24  
24  
15  
5
24  
24  
15  
5
2
Port A  
Interrupt and Mode Control  
Host Interface (HI32)  
3
Port B  
52  
12  
52  
12  
4
Enhanced Synchronous Serial Interface (ESSI)  
Ports C and D  
Table 1-12 and  
Table 1-13  
5
Serial Communication Interface (SCI)  
Timer  
Port E  
3
3
6
3
3
6
Table 1-14  
Table 1-15  
Table 1-16  
JTAG/OnCE Port  
Notes: 1. The number of available power and ground signals is package-dependent. In the TQFP package specific pins are dedicated  
internally to device subsystems. In the MAP-BGA package, power and ground connections (except those providing PLL  
power) connect to internal power and ground planes, respectively.  
2. Port A signals define the external memory interface port, including the external address bus, data bus, and control signals.  
3. Port B signals are the HI32 port signals multiplexed with the GPIO signals.  
4. Port C and D signals are the two ESSI port signals multiplexed with the GPIO signals.  
5. Port E signals are the SCI port signals multiplexed with the GPIO signals.  
6. Each device also includes several no connect (NC) pins. The number of NC connections is package-dependent: the TQFP  
has 9 NCs and the MAP-BGA has 20 NCs. Do not connect any line, component, trace, or via to these pins. See Chapter 3  
for details.  
DSP56301 Technical Data, Rev. 10  
Freescale Semiconductor  
1-1  
 复制成功!