Freescale Semiconductor, Inc.
5.7.3.9 SHIFT/ROTATE INSTRUCTIONS. The shift/rotate instruction table indicates the
number of clock periods needed for the processor to perform the specified operation on
the given addressing mode. Footnotes indicate when to account for the appropriate EA
times. The number of bits shifted does not affect the execution time, unless noted. The
total number of clock cycles is outside the parentheses. The numbers inside parentheses
(r/p/w) are included in the total clock cycle number. All timing data assumes two-clock
reads and writes.
Instruction
Dn, Dm
Head
Tail
0
Cycles
(0/1/0)
Note
1
LSd
−2
LSd
#, Dm
FEA
4
0
0
6(0/1/0)
6(0/1/1)
(0/1/0)
—
—
1
LSd
2
ASd
Dn, Dm
#, Dm
FEA
−2
4
0
ASd
0
6(0/1/0)
6(0/1/1)
(0/1/0)
—
—
1
ASd
0
2
ROd
ROd
ROd
ROXd
ROXd
ROXd
Dn, Dm
#, Dm
FEA
−2
4
0
0
6(0/1/0)
6(0/1/1)
(0/1/0)
—
—
2
0
2
Dn, Dm
#, Dm
FEA
−2
−2
0
0
0
(0/1/0)
3
2
6(0/1/1)
—
d = Direction (left or right)
NOTES:
1. Head and cycle times can be derived from the following table or calculated as follows:
Max (3 + (n/4) + mod(n,4) + mod (((n/4) + mod (n,4) + 1,2), 6)
2. Head and cycle times are calculated as follows: (count ≤ 63): max (3 + n + mod (n + 1,2), 6).
3. Head and cycle times are calculated as follows: (count ≤ 8): max (2 + n + mod (n,2), 6).
Clocks
6
Shift Counts
0
1
2
3
4
5
6
8
9
12
8
7
10
18
26
34
42
50
58
11
19
27
35
43
51
59
13
21
29
37
45
53
61
14
22
30
38
46
54
62
16
24
32
40
48
56
17
25
33
41
49
57
20
28
36
44
52
60
10
12
14
16
18
20
22
15
23
31
39
47
55
63
5-108
MC68340 USER’S MANUAL
MOTOROLA
For More Information On This Product,
Go to: www.freescale.com
FREESCALE [ Freescale ]
