Freescale Semiconductor, Inc.
5.7.3.12 CONTROL INSTRUCTIONS. The control instruction table indicates the number
of clock periods needed for the processor to perform the specified operation on the given
addressing mode. Footnotes indicate when to account for the appropriate EA times. The
total number of clock cycles is outside the parentheses. The numbers inside parentheses
(r/p/w) are included in the total clock cycle number. All timing data assumes two-clock
reads and writes.
Instruction
Head
0
Tail
−2
−2
−2
0
Cycles
12(0/2/0)
12(0/2/0)
12(0/2/0)
6(0/2/0)
ANDI
#, SR
EORI
#, SR
0
ORI
#, SR
0
ANDI
#, CCR
#, CCR
#, CCR
2
EORI
2
0
6(0/2/0)
ORI
2
0
6(0/2/0)
BSR.B
BSR.W
BSR.L
CHK
3
−2
−2
−2
0
13(0/2/2)
13(0/2/2)
13(0/2/2)
8(0/1/0)
3
1
FEA , Dn (no ex)
FEA , Dn (ex)
FEA , Dn (no ex)
FEA , Dn (no ex)
FEA , Dn (ex)
FEA , Dn (ex)
CEA
2
CHK
2
−2
1
42(2/2/6)
3(0/1/0)
CHK2 (Save)
CHK2 (Op)
CHK2 (Save)
CHK2 (Op)
JMP
1
2
0
18(X/0/0)
3(0/1/0)
1
1
2
−2
−2
−2
0
52(X + 2/1/6)
6(0/2/0)
0
JSR
CEA
3
13(0/2/2)
2(0/1/0)
LEA
CEA , An
0
LINK.W
LINK.L
NOP
An, #
2
0
10(0/2/2)
10(0/3/2)
2(0/1/0)
An, #
0
0
0
0
PEA
CEA
#
0
0
8(0/1/2)
RTD
1
−2
−2
−2
0
12(2/2/0)
14(3/2/0)
12(2/2/0)
9(2/1/0)
RTR
1
RTS
1
UNLK
An
1
X = There is one bus cycle for byte and word operands and two bus cycles for long-word
operands. For long-word bus cycles, add two clocks to the tail and to the number of
cycles.
NOTE: The CHK2 instruction involves a save step which other instructions do not have. To
calculate the total instruction time, calculate the save, the EA, and the operation
execution times, and combine in the order listed using the equations given in 5.7.1.6
Instruction Execution Time Calculation.
MOTOROLA
MC68340 USER’S MANUAL
5-111
For More Information On This Product,
Go to: www.freescale.com
FREESCALE [ Freescale ]
