欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC912DG128PV8 参数 Datasheet PDF下载

68HC912DG128PV8图片预览
型号: 68HC912DG128PV8
PDF下载: 下载PDF文件 查看货源
内容描述: M68HC12微控制器 [M68HC12 Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 452 页 / 3509 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC912DG128PV8的Datasheet PDF文件第48页浏览型号68HC912DG128PV8的Datasheet PDF文件第49页浏览型号68HC912DG128PV8的Datasheet PDF文件第50页浏览型号68HC912DG128PV8的Datasheet PDF文件第51页浏览型号68HC912DG128PV8的Datasheet PDF文件第53页浏览型号68HC912DG128PV8的Datasheet PDF文件第54页浏览型号68HC912DG128PV8的Datasheet PDF文件第55页浏览型号68HC912DG128PV8的Datasheet PDF文件第56页  
Freescale Semiconductor, Inc.  
Pinout and Signal Descriptions  
Register DDRB determines whether each port B pin is an input or output.  
DDRB is not in the address map during expanded and peripheral mode  
operation. Setting a bit in DDRB makes the corresponding bit in port B  
an output; clearing a bit in DDRB makes the corresponding bit in port B  
an input. The default reset state of DDRB is all zeros.  
When the PUPB bit in the PUCR register is set, all port B input pins are  
pulled-up internally by an active pull-up device. PUCR is not in the  
address map in peripheral mode.  
Setting the RDPB bit in register RDRIV causes all port B outputs to have  
reduced drive level. RDRIV can be written once after reset. RDRIV is not  
in the address map in peripheral mode. Refer to Bus Control and  
Input/Output.  
3.5.3 Port E  
Port E pins operate differently from port A and B pins. Port E pins are  
used for bus control signals and interrupt service request signals. When  
a pin is not used for one of these specific functions, it can be used as  
general-purpose I/O. However, two of the pins (PE[1:0]) can only be  
used for input, and the states of these pins can be read in the port data  
register even when they are used for IRQ and XIRQ.  
The PEAR register determines pin function, and register DDRE  
determines whether each pin is an input or output when it is used for  
general-purpose I/O. PEAR settings override DDRE settings. Because  
PE[1:0] are input-only pins, only DDRE[7:2] have effect. Setting a bit in  
the DDRE register makes the corresponding bit in port E an output;  
clearing a bit in the DDRE register makes the corresponding bit in port E  
an input. The default reset state of DDRE is all zeros.  
When the PUPE bit in the PUCR register is set, PE[7,3,2,1,0] are pulled  
up. PE[7,3,2,0] are active pull-up devices. PUPCR is not in the address  
map in peripheral mode.  
Neither port E nor DDRE is in the map in peripheral mode; neither is in  
the internal map in expanded modes with EME set.  
Technical Data  
MC68HC912DG128 — Rev 3.0  
Pinout and Signal Descriptions  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!