Freescale Semiconductor, Inc.
MSCAN Controller
CIDMR5 to ‘don’t care. To receive standard identifiers in 16 bit filter
mode it is required to program the last three bits (AM2–AM0) in the mask
registers CIDMR1, CIDMR3, CIDMR5 and CIDMR7 to ‘don’t care
Figure 17-16. Identifier Mask Registers (1st bank)
Bit 7
AM7
6
5
4
3
2
1
Bit 0
AM0
CIDMR0
$0114
R
W
R
AM6
AM5
AM4
AM3
AM2
AM1
CIDMR1
$0115
AM7
AM7
AM6
AM6
AM5
AM5
AM4
AM4
AM3
AM3
AM2
AM2
AM1
AM1
AM0
AM0
W
R
CIDMR2
$0116
W
R
CIDMR3
$0117
AM7
-
AM6
-
AM5
-
AM4
-
AM3
-
AM2
-
AM1
-
AM0
-
W
RESET
Figure 17-17. Identifier Mask Registers (2nd bank)
Bit 7
AM7
6
5
4
3
2
1
Bit 0
AM0
CIDMR4
$011C
R
W
R
AM6
AM5
AM4
AM3
AM2
AM1
CIDMR5
$011D
AM7
AM7
AM6
AM6
AM5
AM5
AM4
AM4
AM3
AM3
AM2
AM2
AM1
AM1
AM0
AM0
W
R
CIDMR6
$011E
W
R
CIDMR7
$011F
AM7
-
AM6
-
AM5
-
AM4
-
AM3
-
AM2
-
AM1
-
AM0
-
W
RESET
AM7 – AM0 — Acceptance Mask Bits
If a particular bit in this register is cleared this indicates that the
corresponding bit in the identifier acceptance register must be the
same as its identifier bit, before a match is detected. The message is
accepted if all such bits match. If a bit is set, it indicates that the state
of the corresponding bit in the identifier acceptance register does not
affect whether or not the message is accepted.
0 = Match corresponding acceptance code register and identifier bits.
1 = Ignore corresponding acceptance code register bit.
NOTE: The CIDMR0–7 registers can only be written if the SFTRES bit in
CMCR0 is set.
Technical Data
MC68HC912DG128 — Rev 3.0
MSCAN Controller
For More Information On This Product,
Go to: www.freescale.com
FREESCALE [ Freescale ]
