欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC912DG128PV8 参数 Datasheet PDF下载

68HC912DG128PV8图片预览
型号: 68HC912DG128PV8
PDF下载: 下载PDF文件 查看货源
内容描述: M68HC12微控制器 [M68HC12 Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 452 页 / 3509 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC912DG128PV8的Datasheet PDF文件第157页浏览型号68HC912DG128PV8的Datasheet PDF文件第158页浏览型号68HC912DG128PV8的Datasheet PDF文件第159页浏览型号68HC912DG128PV8的Datasheet PDF文件第160页浏览型号68HC912DG128PV8的Datasheet PDF文件第162页浏览型号68HC912DG128PV8的Datasheet PDF文件第163页浏览型号68HC912DG128PV8的Datasheet PDF文件第164页浏览型号68HC912DG128PV8的Datasheet PDF文件第165页  
Freescale Semiconductor, Inc.  
Clock Functions  
Limp-Home and Fast STOP Recovery modes  
11.6 Limp-Home and Fast STOP Recovery modes  
If the crystal frequency is not available due to a crystal failure or a long  
crystal start-up time, the MCU system clock can be supplied by the VCO  
at its minimum operating frequency, f VCOMIN. This mode of operation is  
called Limp-Home Mode and is only available when the VDDPLL supply  
voltage is at VDD level (i.e. power supply for the PLL module is present).  
Upon power-up, the ability of the system to start in Limp-Home Mode is  
restricted to normal MCU modes only.  
The Clock Monitor circuit (see section Clock Monitor) can detect the loss  
of EXTALi, the external clock input signal, regardless of whether this  
signal is used as the source for MCU clocks or as the PLL reference  
clock. The clock monitor control bits, CME and FCME, are used to  
enable or disable external clock detection.  
A missing external clock may occur in the three following instances:  
• During normal clock operation.  
• At Power-On Reset.  
• In the STOP exit sequence  
11.6.1 Clock Loss during Normal Operation  
The ‘no limp-home mode’ bit, NOLHM, determines how the MCU  
responds to an external clock loss in this case.  
With limp home mode disabled (NOLHM bit set) and the clock monitor  
enabled (CME or FCME bits set), on a loss of clock the MCU is reset via  
the clock monitor reset vector. A latch in the PLL control section prevents  
the chip exiting reset in Limp Home Mode (this is required as the NOLHM  
bit gets cleared by reset). Only external clock activity can bring the MCU  
out from this reset state. Once reset has been exited, the latch is cleared  
and another session, with or without Limp Home Mode enabled, can  
take place. This is the same behavior as standard M68HC12 circuits  
without PLL or operation with VDDPLL at VSS level.  
With limp home mode enabled (NOLHM bit cleared) and the clock  
monitor enabled (CME or FCME bits set), on a loss of clock, the PLL  
MC68HC912DG128 — Rev 3.0  
Technical Data  
Clock Functions  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!