欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC912DG128PV8 参数 Datasheet PDF下载

68HC912DG128PV8图片预览
型号: 68HC912DG128PV8
PDF下载: 下载PDF文件 查看货源
内容描述: M68HC12微控制器 [M68HC12 Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 452 页 / 3509 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC912DG128PV8的Datasheet PDF文件第156页浏览型号68HC912DG128PV8的Datasheet PDF文件第157页浏览型号68HC912DG128PV8的Datasheet PDF文件第158页浏览型号68HC912DG128PV8的Datasheet PDF文件第159页浏览型号68HC912DG128PV8的Datasheet PDF文件第161页浏览型号68HC912DG128PV8的Datasheet PDF文件第162页浏览型号68HC912DG128PV8的Datasheet PDF文件第163页浏览型号68HC912DG128PV8的Datasheet PDF文件第164页  
Freescale Semiconductor, Inc.  
Clock Functions  
for the base clock. See Clock Divider Chains. If the VCO is selected as  
the source for the base clock and the LOCK bit is clear, the PLL has  
suffered a severe noise hit and the software must take appropriate  
action, depending on the application.  
The following conditions apply when the PLL is in automatic bandwidth  
control mode:  
• The ACQ bit is a read-only indicator of the mode of the filter.  
• The ACQ bit is set when the VCO frequency is within a certain  
tolerance, trk, and is cleared when the VCO frequency is out of a  
certain tolerance, unt. See 19 Electrical Characteristics.  
The LOCK bit is a read-only indicator of the locked state of the PLL.  
• The LOCK bit is set when the VCO frequency is within a certain  
tolerance, Lock, and is cleared when the VCO frequency is out of  
a certain tolerance, unl. See 19 Electrical Characteristics.  
• CPU interrupts can occur if enabled (LOCKIE = 1) when the lock  
condition changes, toggling the LOCK bit.  
The PLL also can operate in manual mode (AUTO = 0). All LOCK  
features described above are active in this mode, only the bandwidth  
control is disabled. Manual mode is used mainly for systems operating  
under harsh conditions (e.g.uncoated PCBs in automotive  
environments). When this is the case, the PLL is likely to remain in  
acquisition mode. The following conditions apply when in manual mode:  
• ACQ is a writable control bit that controls the mode of the filter.  
Before turning on the PLL in manual mode, the ACQ bit must be  
clear.  
• In case tracking is desired (ACQ = 1), the software must wait a  
given time, tacq, after turning on the PLL by setting PLLON in the  
PLL control register. This is to avoid switching to tracking mode  
too early while the XFC voltage level is still too far away from its  
quiescent value corresponding to the target frequency. This  
operation would be very detrimental to the stabilization time.  
Technical Data  
MC68HC912DG128 — Rev 3.0  
Clock Functions  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!