欢迎访问ic37.com |
会员登录 免费注册
发布采购

33910_10 参数 Datasheet PDF下载

33910_10图片预览
型号: 33910_10
PDF下载: 下载PDF文件 查看货源
内容描述: LIN系统基础芯片,高 [LIN System Basis Chip with High]
分类和应用:
文件页数/大小: 90 页 / 1134 K
品牌: FREESCALE [ Freescale ]
 浏览型号33910_10的Datasheet PDF文件第13页浏览型号33910_10的Datasheet PDF文件第14页浏览型号33910_10的Datasheet PDF文件第15页浏览型号33910_10的Datasheet PDF文件第16页浏览型号33910_10的Datasheet PDF文件第18页浏览型号33910_10的Datasheet PDF文件第19页浏览型号33910_10的Datasheet PDF文件第20页浏览型号33910_10的Datasheet PDF文件第21页  
MC33910G5AC/MC3433910G5AC  
ELECTRICAL CHARACTERISTICS  
DYNAMIC ELECTRICAL CHARACTERISTICS  
Table 5. Dynamic Electrical Characteristics (continued)  
Characteristics noted under conditions 5.5 V VSUP 18 V, -40°C TA 125°C for the 33910 and -40°C TA 85°C for the  
34910, unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal  
conditions, unless otherwise noted.  
Characteristic  
Symbol  
Min  
Typ  
Max  
Unit  
L1 INPUT  
L1 Filter Time Deglitcher(44)  
t
8.0  
20  
38  
μs  
WUF  
STATE MACHINE TIMING  
Delay Between CS LOW-to-HIGH Transition (at End of SPI Stop Command)  
and Stop Mode Activation(44)  
tSTOP  
μs  
5.0  
205  
270  
+35  
Normal Request Mode Timeout (see Figure 12)  
Cyclic Sense ON Time from Stop and Sleep Mode(45)  
Cyclic Sense Accuracy(44)  
t
110  
130  
-35  
150  
200  
ms  
µs  
%
NRTOUT  
TON  
Delay Between SPI Command and HS Turn On(46)  
9.0 V < VSUP < 27 V  
tS-ON  
tS-OFF  
tSNR2N  
μs  
10  
10  
10  
Delay Between SPI Command and HS Turn Off(46)  
9.0 V < VSUP < 27 V  
μs  
Delay Between Normal Request and Normal Mode After a Watchdog Trigger  
Command (Normal Request Mode)(44)  
μs  
μs  
Delay Between CS Wake-up (CS LOW to HIGH) in Stop Mode and:  
Normal Request mode, VDD ON and RST HIGH  
First Accepted SPI Command  
tWUCS  
tWUSPI  
9.0  
90  
15  
80  
N/A  
Minimum Time Between Rising and Falling Edge on the CS  
t2  
4.0  
μs  
μs  
CS  
J2602 DEGLITCHER  
VSUP Deglitcher(47)  
(DIS_J2602 = 0)  
tJ2602_DEG  
35  
50  
70  
Notes  
44. This parameter is guaranteed by process monitoring but not production tested.  
45. This parameter is 100% tested on an Automatic Tester. However, since it has not been monitored during reliability stresses, Freescale  
does not guarantee this parameter during the product's life time.  
46. Delay between turn on or off command (rising edge on CS) and HS ON or OFF, excluding rise or fall time due to external load.  
47. This parameter has not been monitoring during operating life test.  
33910  
Analog Integrated Circuit Device Data  
Freescale Semiconductor  
17  
 复制成功!