欢迎访问ic37.com |
会员登录 免费注册
发布采购

33742S 参数 Datasheet PDF下载

33742S图片预览
型号: 33742S
PDF下载: 下载PDF文件 查看货源
内容描述: 系统基础芯片( SBC)与增强型高速CAN收发器 [System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver]
分类和应用:
文件页数/大小: 65 页 / 1605 K
品牌: FREESCALE [ Freescale ]
 浏览型号33742S的Datasheet PDF文件第14页浏览型号33742S的Datasheet PDF文件第15页浏览型号33742S的Datasheet PDF文件第16页浏览型号33742S的Datasheet PDF文件第17页浏览型号33742S的Datasheet PDF文件第19页浏览型号33742S的Datasheet PDF文件第20页浏览型号33742S的Datasheet PDF文件第21页浏览型号33742S的Datasheet PDF文件第22页  
ELECTRICAL CHARACTERISTICS  
DYNAMIC ELECTRICAL CHARACTERISTICS  
Table 6. Dynamic Electrical Characteristics (continued)  
Characteristics noted under conditions 4.75 V V2 5.25 V, 5.5 V VSUP 18 V, and -40°C TA 125°C. Typical values  
noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.  
Characteristic  
Symbol  
Min  
Typ  
Max  
Unit  
STATE MACHINE TIMING (CS, SCLK, MOSI, MISO, WDOG, INT) (CONTINUED)  
Normal Request Mode Timeout  
Normal Request Mode  
tNRTOUT  
ms  
ms  
308  
350  
392  
Watchdog Period Stop Mode  
tWD-STOP  
Period 1  
Period 2  
Period 3  
Period 4  
6.82  
31.5  
70  
9.75  
45  
12.7  
58.5  
130  
455  
100  
350  
245  
Watchdog Period Accuracy  
Normal and Standby Modes  
Stop Mode  
tACC  
%
-12  
-30  
12  
30  
Cyclic Sense/FWU Timing Sleep and Stop Modes  
tCSFWU  
ms  
Timing 1  
Timing 2  
Timing 3  
Timing 4  
Timing 5  
Timing 6  
Timing 7  
Timing 8  
3.22  
6.47  
12.9  
25.9  
51.8  
66.8  
134  
4.6  
9.25  
18.5  
37  
5.98  
12  
24  
48.1  
96.2  
124  
248  
504  
74  
95.5  
191  
388  
271  
Cyclic Sense ON Time  
Sleep and Stop Modes.  
tON  
µs  
%
200  
350  
500  
30  
Cyclic Sense/FWU Timing Accuracy  
Sleep and Stop Modes  
tACC  
-30  
Delay Between SPI Command and HS Turn ON (32)  
Normal or Standby Mode, VSUP > 9.0 V  
tS-HSON  
µs  
22  
Delay Between SPI Command and HS Turn OFF (32)  
Normal or Standby Mode, VSUP > 9.0 V  
tS-HSOFF  
µs  
22  
Delay Between SPI and V2 Turn ON (32)  
Standby Mode  
tS-V2ON  
tS-V2OFF  
tS-NR2N  
µs  
µs  
µs  
9.0  
9.0  
22  
22  
Delay Between SPI and V2 Turn OFF (32)  
Normal Mode  
Delay Between Normal Request and Normal Mode After Watchdog Trigger  
Command (32)  
15  
35  
70  
Normal Request Mode  
Notes  
32. Delay starts at falling edge of clock cycle #8 of the SPI command and start of “Turn ON” or “Turn OFF” of HS or V2.  
33742  
Analog Integrated Circuit Device Data  
Freescale Semiconductor  
18  
 复制成功!