欢迎访问ic37.com |
会员登录 免费注册
发布采购

F75373S 参数 Datasheet PDF下载

F75373S图片预览
型号: F75373S
PDF下载: 下载PDF文件 查看货源
内容描述: 厚铨硬件监控IC数据表 [Fintek Hardware Monitor IC Datasheet]
分类和应用: 监控
文件页数/大小: 49 页 / 1318 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F75373S的Datasheet PDF文件第18页浏览型号F75373S的Datasheet PDF文件第19页浏览型号F75373S的Datasheet PDF文件第20页浏览型号F75373S的Datasheet PDF文件第21页浏览型号F75373S的Datasheet PDF文件第23页浏览型号F75373S的Datasheet PDF文件第24页浏览型号F75373S的Datasheet PDF文件第25页浏览型号F75373S的Datasheet PDF文件第26页  
Feature Integration Technology Inc.  
Fintek  
F75373  
2Bh  
2Ch  
R/W  
R/W  
Temperature sensor 2 Hysteresis Limit. The unit is 1ºC.  
FAN1 Fan Count Limit  
Note: It is the number of counts of the internal clock for the Low Limit  
of the fan speed.  
2Dh  
2Eh  
2Fh  
R/W  
R/W  
R/W  
FAN1 Fan Count Limit  
Note: It is the number of counts of the internal clock for the Low Limit  
of the fan speed.  
FAN2 Fan Count Limit  
Note: It is the number of counts of the internal clock for the Low Limit  
of the fan speed.  
FAN2 Fan Count Limit  
Note: It is the number of counts of the internal clock for the Low Limit  
of the fan speed.  
Setting all ones to the high limits for voltages and fans (0111 1111 binary for temperature) means interrupts will never  
be generated except the case when voltages go below the low limits.  
6.7  
IRQ/SMI# ENABLE Register 1 Index 30h  
Power on default: 00h  
Bit  
Name  
Attribute  
Description  
7
EN_FAN2_SMI  
R/W  
A one enables the corresponding interrupt status bit for SMI#  
interrupt  
6
5
4
3
2
1
0
EN_FAN1_SMI  
EN_VT2_SMI  
EN_VT1_SMI  
EN_V3_SMI  
EN_V2_SMI  
EN_V1_SMI  
EN_VCC_SMI  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
A one enables the corresponding interrupt status bit for SMI#  
interrupt.  
A one enables the corresponding interrupt status bit for SMI#  
interrupt.  
A one enables the corresponding interrupt status bit for SMI#  
interrupt.  
A one enables the corresponding interrupt status bit for SMI#  
interrupt.  
A one enables the corresponding interrupt status bit for SMI#  
interrupt.  
A one enables the corresponding interrupt status bit for SMI#  
interrupt.  
A one enables the corresponding interrupt status bit for SMI#  
17  
V0.25P  
 复制成功!