欢迎访问ic37.com |
会员登录 免费注册
发布采购

S1D13506 参数 Datasheet PDF下载

S1D13506图片预览
型号: S1D13506
PDF下载: 下载PDF文件 查看货源
内容描述: S1D13506彩色LCD / CRT / TV控制器 [S1D13506 Color LCD/CRT/TV Controller]
分类和应用: 电视控制器
文件页数/大小: 696 页 / 5934 K
品牌: EPSON [ EPSON COMPANY ]
 浏览型号S1D13506的Datasheet PDF文件第173页浏览型号S1D13506的Datasheet PDF文件第174页浏览型号S1D13506的Datasheet PDF文件第175页浏览型号S1D13506的Datasheet PDF文件第176页浏览型号S1D13506的Datasheet PDF文件第178页浏览型号S1D13506的Datasheet PDF文件第179页浏览型号S1D13506的Datasheet PDF文件第180页浏览型号S1D13506的Datasheet PDF文件第181页  
Epson Research and Development  
Page 171  
Vancouver Design Center  
bit 0  
Memory Controller Power Save Status  
This bit indicates the power save state of the memory controller.  
When this bit = 1, the memory controller is powered down and is either in self refresh or  
no refresh mode.  
When this bit = 0, the memory controller is powered up and is either in CBR refresh or  
normal mode.  
Note  
When this bit reads a 1, the system may safely shut down the memory clock source.  
8.3.15 Miscellaneous Registers  
CPU-to-Memory Access Watchdog Timer Register  
REG[1F4h]  
RW  
Mem. Access Mem. Access Mem. Access Mem. Access Mem. Access Mem. Access  
n/a  
n/a  
Watchdog  
Timer bit 5  
Watchdog  
Timer bit 4  
Watchdog  
Timer bit 3  
Watchdog  
Timer bit 2  
Watchdog  
Timer bit 1  
Watchdog  
Timer bit 0  
bits 5-0  
CPU-to-Memory Access Watchdog Timer  
A non-zero value in this register enables the watchdog timer for CPU-to-memory access.  
When enabled, any CPU-to-memory access cycle will be completed successfully within a  
time determined by the following equation:  
Maximum CPU-to-memory access cycle time = (8n + 7) × T  
+ 13 × T  
mclk  
bclk  
where:  
n = A non-zero value in this register  
T
= Bus clock period, or Bus clock period x 2 (if MD12 = 1, see  
bclk  
Table 5-6: on page 39)  
= Memory clock period  
T
mclk  
This function is required by some busses which time-out if the cycle duration exceeds a  
certain time period. This function is not intended to arbitrarily shorten the  
CPU-to-memory access cycle time in order gain higher CPU bandwidth. Doing so may  
significantly reduce the available display refresh bandwidth which may cause display  
corruption. This register does not affect CPU-to-register access or blit access.  
Hardware Functional Specification  
Issue Date: 01/02/06  
S1D13506  
X25B-A-001-10  
 复制成功!