Epson Research and Development
Page 151
Vancouver Design Center
CRT/TV Display Start Address Register 0
REG[062h]
RW
CRT/TV
CRT/TV
CRT/TV
CRT/TV
CRT/TV
CRT/TV
CRT/TV
CRT/TV
Display Start Display Start Display Start Display Start Display Start Display Start Display Start Display Start
Address
Bit 7
Address
Bit 6
Address
Bit 5
Address
Bit 4
Address
Bit 3
Address
Bit 2
Address
Bit 1
Address
Bit 0
CRT/TV Display Start Address Register 1
REG[063h]
RW
CRT/TV
CRT/TV
CRT/TV
CRT/TV
CRT/TV
CRT/TV
CRT/TV
CRT/TV
Display Start Display Start Display Start Display Start Display Start Display Start Display Start Display Start
Address
Bit 15
Address
Bit 14
Address
Bit 13
Address
Bit 12
Address
Bit 11
Address
Bit 10
Address
Bit 9
Address
Bit 8
CRT/TV Display Start Address Register 2
REG[064h]
RW
CRT/TV
CRT/TV
CRT/TV
CRT/TV
Display Start Display Start Display Start Display Start
n/a
n/a
n/a
n/a
Address
Bit 19
Address
Bit 18
Address
Bit 17
Address
Bit 16
REG[062h] bits 7-0
REG[063h] bits 7-0
CRT/TV Start Address Bits [19:0]
This register forms the 20-bit address for the starting word of the CRT/TV image in the
display buffer. Note that this is a word address. An entry of 00000h into these registers
represents the first word of display memory, an entry of 00001h represents the second
word of the display memory, and so on.
REG[064h] bits 3-0
CRT/TV Memory Address Offset Register 0
REG[066h]
RW
CRT/TV
Memory
Address
CRT/TV
Memory
Address
CRT/TV
Memory
Address
CRT/TV
Memory
Address
CRT/TV
Memory
Address
CRT/TV
Memory
Address
CRT/TV
Memory
Address
CRT/TV
Memory
Address
Offset Bit 7
Offset Bit 6
Offset Bit 5
Offset Bit 4
Offset Bit 3
Offset Bit 2
Offset Bit 1
Offset Bit 0
CRT/TV Memory Address Offset Register 1
REG[067h]
RW
CRT/TV
Memory
Address
CRT/TV
Memory
Address
CRT/TV
Memory
Address
n/a
n/a
n/a
n/a
n/a
Offset Bit 10
Offset Bit 9
Offset Bit 8
REG[066h] bits 7-0
REG[067h] bits 2-0
CRT/TV Memory Address Offset Bits [10:0]
These bits are the CRT/TV display’s 11-bit address offset from the starting word of line
“n” to the starting word of line “n + 1”. A virtual image can be formed by setting this
register to a value greater than the width of the display. The displayed image is a window
into the larger virtual image.
Hardware Functional Specification
Issue Date: 01/02/06
S1D13506
X25B-A-001-10