欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDE1108AFBG-8G-F 参数 Datasheet PDF下载

EDE1108AFBG-8G-F图片预览
型号: EDE1108AFBG-8G-F
PDF下载: 下载PDF文件 查看货源
内容描述: 1G位DDR2 SDRAM [1G bits DDR2 SDRAM]
分类和应用: 存储内存集成电路动态存储器双倍数据速率
文件页数/大小: 78 页 / 734 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDE1108AFBG-8G-F的Datasheet PDF文件第5页浏览型号EDE1108AFBG-8G-F的Datasheet PDF文件第6页浏览型号EDE1108AFBG-8G-F的Datasheet PDF文件第7页浏览型号EDE1108AFBG-8G-F的Datasheet PDF文件第8页浏览型号EDE1108AFBG-8G-F的Datasheet PDF文件第10页浏览型号EDE1108AFBG-8G-F的Datasheet PDF文件第11页浏览型号EDE1108AFBG-8G-F的Datasheet PDF文件第12页浏览型号EDE1108AFBG-8G-F的Datasheet PDF文件第13页  
EDE1108AFBG  
max.  
× 8  
Parameter  
Symbol  
IDD5  
Grade  
Unit  
mA  
Test condition  
tCK = tCK (IDD);  
Refresh command at every tRFC (IDD) interval;  
CKE is H, /CS is H between valid commands;  
Other control and address bus inputs are SWITCHING;  
Data bus inputs are SWITCHING  
-8E, -8G 290  
-6E 280  
Auto-refresh current  
Self-Refresh Mode;  
CK and /CK at 0V;  
CKE 0.2V;  
Other control and address bus inputs are FLOATING;  
Data bus inputs are FLOATING  
-8E, -8G 10  
-6E 10  
Self-refresh current  
IDD6  
IDD7  
mA  
mA  
all bank interleaving reads, IOUT = 0mA;  
BL = 4, CL = CL(IDD), AL = tRCD (IDD) 1 × tCK (IDD);  
tCK = tCK (IDD), tRC = tRC (IDD), tRRD = tRRD (IDD),  
tFAW = tFAW (IDD), tRCD = 1 × tCK (IDD);  
CKE is H, /CS is H between valid commands;  
Address bus inputs are STABLE during DESELECTs;  
Data pattern is same as IDD4W;  
Operating current  
(Bank interleaving)  
-8E, -8G 290  
-6E 275  
Notes: 1. IDD specifications are tested after the device is properly initialized.  
2. Input slew rate is specified by AC Input Test Condition.  
3. IDD parameters are specified with ODT disabled.  
4. Data bus consists of DQ, DM, DQS, /DQS, RDQS and /RDQS. IDD values must be met with all  
combinations of EMRS bits 10 and 11.  
5. Definitions for IDD  
L is defined as VIN VIL (AC) (max.)  
H is defined as VIN VIH (AC) (min.)  
STABLE is defined as inputs stable at an H or L level  
FLOATING is defined as inputs at VREF = VDDQ/2  
SWITCHING is defined as:  
inputs changing between H and L every other clock cycle (once per two clocks) for address and control  
signals, and inputs changing between H and L every other data transfer (once per clock) for DQ signals  
not including masks or strobes.  
6. Refer to AC Timing for IDD Test Conditions.  
Preliminary Data Sheet E1430E20 (Ver. 2.0)  
9