欢迎访问ic37.com |
会员登录 免费注册
发布采购

DA14580-01PxAT2 参数 Datasheet PDF下载

DA14580-01PxAT2图片预览
型号: DA14580-01PxAT2
PDF下载: 下载PDF文件 查看货源
内容描述: [Bluetooth Low Energy 4.2 SoC]
分类和应用:
文件页数/大小: 155 页 / 1209 K
品牌: DIALOG [ Dialog Semiconductor ]
 浏览型号DA14580-01PxAT2的Datasheet PDF文件第21页浏览型号DA14580-01PxAT2的Datasheet PDF文件第22页浏览型号DA14580-01PxAT2的Datasheet PDF文件第23页浏览型号DA14580-01PxAT2的Datasheet PDF文件第24页浏览型号DA14580-01PxAT2的Datasheet PDF文件第26页浏览型号DA14580-01PxAT2的Datasheet PDF文件第27页浏览型号DA14580-01PxAT2的Datasheet PDF文件第28页浏览型号DA14580-01PxAT2的Datasheet PDF文件第29页  
DA14580  
FINAL  
Bluetooth Low Energy 4.2 SoC  
Table 6: OTPC_MODE_REG (0x40008000)  
Bit  
Mode Symbol  
Description  
Reset  
29:28  
R/W  
OTPC_MODE_PRG_ Selects the source that is connected to the prg_port port of  
0x0  
PORT_MUX  
the controller.  
00 - {16'd0, BANDGAP_REG[15:0]}  
01 - {RF_RSSI_COMP_CTRL_REG[15:0], 8'd0,  
RFIO_CTRL1_REG{7:0]}  
10 - {3'd0, RF_LNA_CTRL3_REG[4:0],  
RF_LNA_CTRL2_REG[11:0], RF_LNA_CTRL1_REG[11:0]}  
11 - {28'd0, RF_VCO_CTRL_REG[3:0]}  
See OTPC_MODE_PRG_PORT_SEL about the use of the  
prg_port  
27:9  
8
-
-
Reserved  
0x0  
0
R/W  
OPTC_MODE_PRG_ Defines the timing that will be used for all the programming  
FAST  
activities (APROG, MPROG and TWR)  
0 - Selects the normal timing  
1 - Selects the fast timing  
7
R/W  
OTPC_MODE_PRG_ Selects an alternative data source for the programming of  
0x0  
PORT_SEL  
the OTP macrocells, when the controller is configured in  
APROG mode.  
0 - The fifo will be used as the data source. The fifo will be  
filled with a way defined by the register  
OTPC_MODE_USE_DMA. The number of words that will be  
programmed is defined by OTPC_NWORDS.  
1 - Only one word will programmed. The value of the word is  
contained in the prg_port port of the controller. The values of  
the registers OTPC_MODE_USE_DMA, OTPC_NWORDS  
and the contents of the FIFO will not be used.  
6
R/W  
OTPC_MODE_TWO  
_CC_ACC  
Defines the duration of each read from the OTP macrocells.  
0 - Reads 16 bits of data every one clock cycle.  
1 - Reads 16 bits of data every two clock cycles.  
0x0  
5
4
R/W  
R/W  
OTPC_MODE_FIFO  
_FLUSH  
Writing 1, removes any content from the FIFO. This bit  
returns automatically to 0.  
0x0  
0x0  
OTPC_MODE_USE_  
DMA  
Selects the use of the dma, when the controller is configured  
in one of the modes: AREAD or APROG.  
0 - DMAis not used. The data should be transfered from/to  
controller through OTPC_FFPRT_REG  
1 - DMA is used. Data transfers from/to controller are per-  
formed automatically. The AHB base address should be con-  
figured in OTPC_AHBADR_REG before the selection of the  
mode.  
If programming of the OTPC_MODE_REG is performed  
through the serial interface,the OTPC_MODE_USE_DMA  
will be set to 0 automatically.  
If the controller is in APROG mode and the  
OTPC_MODE_PRG_PORT_SEL is enabled, the dma will  
stay inactive.  
3
-
-
Reserved  
0x0  
Datasheet  
Revision 3.4  
09-Nov-2016  
CFR0011-120-01  
25 of 155  
© 2014 Dialog Semiconductor  
 复制成功!