欢迎访问ic37.com |
会员登录 免费注册
发布采购

DM562P_04 参数 Datasheet PDF下载

DM562P_04图片预览
型号: DM562P_04
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的V.90数据/传真/语音/扬声器调制解调器设备的单芯片与内存内置 [V.90 Integrated Data/ Fax/Voice/Speakerphone Modem Device Single Chip with Memory Built in]
分类和应用: 调制解调器
文件页数/大小: 48 页 / 1161 K
品牌: DAVICOM [ DAVICOM SEMICONDUCTOR, INC. ]
 浏览型号DM562P_04的Datasheet PDF文件第24页浏览型号DM562P_04的Datasheet PDF文件第25页浏览型号DM562P_04的Datasheet PDF文件第26页浏览型号DM562P_04的Datasheet PDF文件第27页浏览型号DM562P_04的Datasheet PDF文件第29页浏览型号DM562P_04的Datasheet PDF文件第30页浏览型号DM562P_04的Datasheet PDF文件第31页浏览型号DM562P_04的Datasheet PDF文件第32页  
DM562P  
V.90 Integrated Data/ Fax/Voice/Speakerphone  
Modem Device Single Chip with Memory Built in  
Revision ID (xxxxxx08 - PCIRV)  
3
4
31  
8
7
0
Class Code  
Revision ID  
Class Code  
Revision Major Number  
Revision Minor Number  
Bit  
Default  
Type  
Description  
31:8  
070002h  
RO  
Class Code (070002h)  
This is the standard code for Simple Communications controller.16550  
compatible serial controler.  
7:4  
3:0  
0001  
0000  
RO  
RO  
Revision Major Number  
This is the silicon-major revision number that will increase for the  
subsequent versions of the DM6588  
Revision Minor Number  
This is the silicon-minor revision number that will increase for the  
subsequent versions of the DM6588.  
Miscellaneous Function (Xxxxxx0c - PCILT)  
31  
24  
23  
16 15  
8
7
0
BIST  
Header Type  
Latency Timer  
Cache Line Size  
Built-In Self Test  
Header Type  
Latency Timer For The Bus Master  
Cache Line Size For Memory Read  
Bit  
Default  
00h  
00h  
Type  
RO  
RO  
Description  
Built-In Self Test (=00h Means No Implementation)  
Header Type (= 00h Means single function with Predefined Header Type )  
Latency Timer For The Bus Master.  
31:24  
23:16  
15:8  
00h  
RO  
The DM6588 will never support the function.  
7:0  
00h  
RO  
Cacheline Size For Memory Read Mode Selection (00h Means No  
Implementation For Use)  
28  
Final  
Version: DM562P-DS-F01  
February 02, 2004  
 复制成功!