欢迎访问ic37.com |
会员登录 免费注册
发布采购

RS8953BEPJ 参数 Datasheet PDF下载

RS8953BEPJ图片预览
型号: RS8953BEPJ
PDF下载: 下载PDF文件 查看货源
内容描述: 高比特率数字用户线( HDSL )信道单元 [High-Bit-Rate Digital Subscriber Line (HDSL) channel unit]
分类和应用: 电信集成电路
文件页数/大小: 173 页 / 1229 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号RS8953BEPJ的Datasheet PDF文件第77页浏览型号RS8953BEPJ的Datasheet PDF文件第78页浏览型号RS8953BEPJ的Datasheet PDF文件第79页浏览型号RS8953BEPJ的Datasheet PDF文件第80页浏览型号RS8953BEPJ的Datasheet PDF文件第82页浏览型号RS8953BEPJ的Datasheet PDF文件第83页浏览型号RS8953BEPJ的Datasheet PDF文件第84页浏览型号RS8953BEPJ的Datasheet PDF文件第85页  
RS8953B/8953SPB  
4.0 Registers  
HDSL Channel Unit  
4.2 HDSL Transmit  
HOH_EN  
HDSL Overhead Enable—The HOH multiplexer inserts EOC, IND, and CRC bits. Otherwise,  
transmit overhead bits, except SYNC and STUFF, are forced to all 1s. HOH_EN = 0 select  
transmission of two-level or four-level scrambled 1s.  
0 = HOH transmitted as all 1s  
1 = Normal HOH transmission  
FORCE_ONE  
TX_ERR_EN  
Force All 1s Payload—Transmit payload data bytes are replaced by all 1s. FORCE_ONE and  
HOH_EN are both set to enable output of a four-level framed, scrambled-1s signal.  
0 = Normal payload transmission  
1 = Force all 1s payload  
Transmit Error Interrupt Enable—Transmit errors request TX_ERR interrupt and report  
TXn_ERR status upon detection of TFIFO or TSTUFF errors [STATUS_3; addr 0x07].  
Disabled channels are prevented from activating INTR*, or setting TX_ERR [IRR; addr  
0x1F]. Transmit errors are always latched in ERR_STATUS [addr 0x3C] regardless of  
TX_ERR_EN.  
0 = Disable transmit error interrupts  
1 = Enable transmit error interrupts  
0x07—Transmit Command Register 2 (TCMD_2)  
7
6
5
4
3
2
1
0
STUF_CNTR_  
MODE  
EXT_ZBIT  
REPEAT_EN  
TAUX_EN  
SLV_STUF  
SCR_TAP  
HH_LOOP  
HH_LOOP  
Loopback to HDSL on the HDSL Side—Receive HDSL data (RDATn) is switched to transmit  
HDSL data (TDATn) to accomplish a loopback of the HDSL channel on the HDSL side.  
Loopback data is switched at I/O pins and does not alter HDSL receive operations.  
0 = Normal transmit  
1 = TDATn supplied by RDATn pin  
SCR_TAP  
Scrambler Tap—Selects which delay stage, 5th or 18th, to tap for feedback in the transmit  
scrambler. The systems HDSL terminal type dictates which scrambler tap should be selected.  
0 = HTU-C or LTU terminal type, scrambler taps 5th delay stage  
1 = HTU-R or NTU terminal type, scrambler taps 18th delay stage  
SLV_STUF  
Slave STUFF Bits—Transmit STUFF bits are either generated by a local stuffing mechanism  
or are slaved to an alternate source of STUFF bits. If enabled, the slave STUFF source is  
chosen by STUFF_SEL in Common CMD_5 [addr 0xE9].  
0 = Local STUFF bit generation  
1 = Slave STUFF bits to STUFF_SEL source  
TAUX_EN  
Transmit Auxiliary Enable—Transmit auxiliary data from the TAUX1–TAUX3 inputs are  
sampled when the respective TLOAD1–TLOAD3 outputs are active. TAUX samples and  
TLOAD activation are selected for each payload byte via the transmit payload map [TMAP;  
addr 0x08]. When TAUX_EN is low, TAUX inputs are ignored and TLOAD outputs are forced  
low.  
0 = Disable TAUX and TLOAD signals  
1 = Enable TAUX and TLOAD signals  
N8953BDSB  
Conexant  
4-13