欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDB4365 参数 Datasheet PDF下载

CDB4365图片预览
型号: CDB4365
PDF下载: 下载PDF文件 查看货源
内容描述: 114分贝192千赫6声道D / A转换器 [114 dB, 192 kHz 6-Channel D/A Converter]
分类和应用: 转换器
文件页数/大小: 51 页 / 735 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CDB4365的Datasheet PDF文件第20页浏览型号CDB4365的Datasheet PDF文件第21页浏览型号CDB4365的Datasheet PDF文件第22页浏览型号CDB4365的Datasheet PDF文件第23页浏览型号CDB4365的Datasheet PDF文件第25页浏览型号CDB4365的Datasheet PDF文件第26页浏览型号CDB4365的Datasheet PDF文件第27页浏览型号CDB4365的Datasheet PDF文件第28页  
CS4365  
3.3.2 OLM #2  
OLM #2 serial audio interface format operates in single, double, or quad-speed mode and will slave to  
SCLK at 256 Fs. Six channels of MSB first 24-bit PCM data are input on SDIN1.  
128 clks  
128 clks  
LRCK  
Left Channel  
Right Channel  
SCLK  
MSB  
DAC_A1  
24 clks  
LSB MSB  
LSB MSB  
DAC_A3  
24 clks  
LSB  
MSB  
DAC_B1  
24 clks  
LSB MSB  
LSB MSB  
DAC_B3  
24 clks  
LSB  
MSB  
SDIN1  
DAC_A2  
24 clks  
DAC_B2  
24 clks  
Figure 16. Format 9 - One Line Mode 2  
3.3.3 TDM  
The TDM serial audio interface format operates in single, double, or quad-speed mode and will slave to  
SCLK at 256 Fs. Data is received most significant bit first on the first SCLK after an LRCK transition and is  
valid on the rising edge of SCLK. LRCK identifies the start of a new frame and is equal to the sample rate,  
Fs. LRCK is sampled as valid on the rising SCLK edge preceding the most significant bit of the first data  
sample and must be held valid for one SCLK period. Each time slot is 32 bits wide, with the valid data sam-  
ple left justified within the time slot with the remaining bits being zero padded.  
256 clks  
LRCK  
SCLK  
SDIN1  
MSB  
LSB MSB  
LSB MSB  
DAC_A3  
32 clks  
LSB  
MSB  
DAC_B1  
32 clks  
LSB MSB  
DAC_B2  
32 clks  
LSB MSB  
DAC_B3  
32 clks  
LSB  
DAC_A1  
DAC_A2  
32 clks  
Data  
32 clks  
zero  
32 clks  
32 clks  
MSB  
LSB  
Figure 17. Format 12 - TDM Mode  
3.4  
Oversampling Modes  
The CS4365 operates in one of three oversampling modes based on the input sample rate. Mode selection  
is determined by the M4, M3 and M2 pins in hardware mode or the FM bits in software mode. Single-Speed  
mode supports input sample rates up to 50 kHz and uses a 128x oversampling ratio. Double-Speed mode  
supports input sample rates up to 100 kHz and uses an oversampling ratio of 64x. Quad-speed mode sup-  
ports input sample rates up to 200 kHz and uses an oversampling ratio of 32x.  
The auto-speed mode detect feature allows for the automatic selection of speed mode based off of the in-  
coming sample rate. This allows the CS4365 to accept a wide range of sample rates with no external inter-  
vention necessary. The auto-speed mode detect feature is available in both hardware and software mode.  
3.5  
Interpolation Filter  
To accommodate the increasingly complex requirements of digital audio systems, the CS4365 incorporates  
selectable interpolation filters for each mode of operation. A “fast” and a “slow” roll-off filter is available in  
24  
DS670PP1  
 复制成功!