欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDB4365 参数 Datasheet PDF下载

CDB4365图片预览
型号: CDB4365
PDF下载: 下载PDF文件 查看货源
内容描述: 114分贝192千赫6声道D / A转换器 [114 dB, 192 kHz 6-Channel D/A Converter]
分类和应用: 转换器
文件页数/大小: 51 页 / 735 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CDB4365的Datasheet PDF文件第16页浏览型号CDB4365的Datasheet PDF文件第17页浏览型号CDB4365的Datasheet PDF文件第18页浏览型号CDB4365的Datasheet PDF文件第19页浏览型号CDB4365的Datasheet PDF文件第21页浏览型号CDB4365的Datasheet PDF文件第22页浏览型号CDB4365的Datasheet PDF文件第23页浏览型号CDB4365的Datasheet PDF文件第24页  
CS4365  
3. APPLICATIONS  
The CS4365 serially accepts twos complement formatted PCM data at standard audio sample rates including 48,  
44.1 and 32 kHz in SSM, 96, 88.2 and 64 kHz in DSM, and 192, 176.4 and 128 kHz in QSM. Audio data is input via  
the serial data input pins (SDINx). The Left/Right Clock (LRCK) determines which channel is currently being input  
on SDINx, and the Serial Clock (SCLK) clocks audio data into the input data buffer.  
The CS4365 can be configured in hardware mode by the M0, M1, M2 , M3 and M4 pins and in software mode  
2
through I C or SPI.  
3.1  
Master Clock  
MCLK/LRCK must be an integer ratio as shown in Tables 1 - 3. The LRCK frequency is equal to Fs, the  
frequency at which words for each channel are input to the device. The MCLK-to-LRCK frequency ratio and  
speed mode is detected automatically during the initialization sequence by counting the number of MCLK  
transitions during a single LRCK period and by detecting the absolute speed of MCLK. Internal dividers are  
then set to generate the proper internal clocks. Tables 1 - 3 illustrate several standard audio sample rates  
and the required MCLK and LRCK frequencies. Please note there is no required phase relationship, but  
MCLK, LRCK and SCLK must be synchronous.  
Sample Rate  
(kHz)  
MCLK (MHz)  
256x  
8.1920  
11.2896  
12.2880  
384x  
512x  
768x  
1024x  
32.7680  
45.1584  
49.1520  
1152x  
36.8640  
32  
44.1  
48  
12.2880  
16.9344  
18.4320  
16.3840  
22.5792  
24.5760  
24.5760  
33.8688  
36.8640  
Table 1. Single-Speed Mode Standard Frequencies  
Sample Rate  
(kHz)  
MCLK (MHz)  
128x  
8.1920  
11.2896  
12.2880  
192x  
256x  
384x  
512x  
64  
88.2  
96  
12.2880  
16.9344  
18.4320  
16.3840  
22.5792  
24.5760  
24.5760  
33.8688  
36.8640  
32.7680  
45.1584  
49.1520  
Table 2. Double-Speed Mode Standard Frequencies  
Sample Rate  
(kHz)  
MCLK (MHz)  
64x  
96x  
128x  
192x  
256x  
176.4  
192  
11.2896  
12.2880  
16.9344  
18.4320  
22.5792  
24.5760  
33.8688  
36.8640  
45.1584  
49.1520  
Table 3. Quad-Speed Mode Standard Frequencies  
= Denotes clock ratio and sample rate combinations which are NOT supported under auto  
speed-mode detection. Please see “Switching Characteristics - PCM” on page 14.  
20  
DS670PP1  
 复制成功!