Data Sheet
Pin Configuration
QFN-64, TQFP-64
1
2
48
47
3
46
4
45 N/C
5
44 N/C
6
43 N/C
CDK2308
7
42 CLK_EXT
QFN-64,TQFP-64
8
41
40
39
38
37
36
35
34
33
9
10
11
12
DVSSCLK
13
14
15
16
DVDDCLK
CLKP
CLKN
Pin Assignments
Pin No.
Pin Name
DVDD
Description
1, 18, 23
2
Digital and I/O-ring pre driver supply voltage, 1.8V
Common Mode voltage output
CM_EXT
AVDD
3, 9, 12
4, 5, 8
6, 7
10, 11
13
Analog supply voltage, 1.8V
AVSS
Analog ground
IP0, IN0
IP1, IN1
DVSSCLK
DVDDCLK
CLKP
Analog input Channel 0 (non-inverting, inverting)
Analog input Channel 1 (non-inverting, inverting)
Clock circuitry ground
14
Clock circuitry supply voltage, 1.8V
15
Clock input, non-inverting (Format: LVDS, PECL, CMOS/TTL, Sine Wave)
Clock input, inverting. For CMOS input on CLKP, connect CLKN to ground
Digital circuitry ground
16
CLKN
17, 64
19
DVSS
CLK_EXT_EN CLK_EXT signal enabled when low (zero). Tristate when high.
20
DFRMT
PD_N
Data format selection. 0: Offset Binary, 1: Two's Complement
21
Full chip Power Down mode when Low. All digital outputs reset to zero. After chip power up,
always apply Power Down mode before using Active mode to reset chip.
22
OE_N_1
OVDD
Output Enable Channel 1. Tristate when high
I/O ring post-driver supply voltage. Voltage range 1.7V to 3.6V.
Ground for I/O ring
24, 41, 58
25, 40, 57
OVSS
©2009 CADEKA Microcircuits LLC
www.cadeka.com
2
CADEKA [ CADEKA MICROCIRCUITS LLC. ]
