欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS1112IDGSR 参数 Datasheet PDF下载

ADS1112IDGSR图片预览
型号: ADS1112IDGSR
PDF下载: 下载PDF文件 查看货源
内容描述: 16位模拟数字转换器与输入多路复用器和板载参考 [16-Bit Analog-to-Digital Converter with Input Multiplexer and Onboard Reference]
分类和应用: 转换器复用器光电二极管PC
文件页数/大小: 18 页 / 680 K
品牌: BB [ BURR-BROWN CORPORATION ]
 浏览型号ADS1112IDGSR的Datasheet PDF文件第6页浏览型号ADS1112IDGSR的Datasheet PDF文件第7页浏览型号ADS1112IDGSR的Datasheet PDF文件第8页浏览型号ADS1112IDGSR的Datasheet PDF文件第9页浏览型号ADS1112IDGSR的Datasheet PDF文件第11页浏览型号ADS1112IDGSR的Datasheet PDF文件第12页浏览型号ADS1112IDGSR的Datasheet PDF文件第13页浏览型号ADS1112IDGSR的Datasheet PDF文件第14页  
ꢉꢃ ꢠꢡꢡꢡ ꢢ  
www.ti.com  
SBAS282D − JUNE 2003 − REVISED MARCH 2004  
A0  
A1  
SLAVE ADDRESS  
1001000  
1001001  
1001010  
1001100  
1001101  
1001110  
from normal address bytes; the low bit does not indicate  
read/write status.) The ADS1112 will not acknowledge this  
byte; the I2C specification prohibits acknowledgment of  
the Hs master code. On receiving a master code, the  
ADS1112 will switch on its Hs mode filters, and  
communicate at up to 3.4MHz. The ADS1112 will switch  
out of Hs mode with the next STOP condition.  
0
0
0
Float  
1
0
1
0
1
Float  
1
1
Float  
Float  
Float  
0
1001011  
For more information on high-speed mode, consult the I2C  
specification.  
1
1001111  
Float  
Invalid  
Table 4. Address Pins and Slave Address for the  
ADS1112.  
REGISTERS  
2
The ADS1112 has two registers that are accessible via its  
I2C port. The output register contains the result of the last  
conversion; the configuration register allows the user to  
change the ADS1112 operating mode and query the status  
of the device.  
I C DATA RATES  
The I2C bus operates in one of three speed modes.  
Standard mode allows a clock frequency of up to 100kHz;  
fast mode permits a clock frequency of up to 400kHz; and  
high-speed mode (also called Hs mode), which allows a  
clock frequency of up to 3.4MHz. The ADS1112 is fully  
compatible with all three modes.  
OUTPUT REGISTER  
No special action needs to be taken to use the ADS1112  
in standard or fast modes, but high-speed mode must be  
activated. To activate high-speed mode, send a special  
address byte of 00001xxx following the START condition,  
where xxx are bits unique to the Hs-capable master. This  
byte is called the Hs master code. (Note that this is different  
The 16-bit output register contains the result of the last  
conversion in binary two’s complement format. Following  
reset or power-up, the output register is cleared to zero,  
and remains zero until the first conversion is completed.  
The output register format is shown in Table 5.  
BIT  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
NAME  
D15  
D14  
D13  
D12  
D11  
D10  
D9  
D8  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
Table 5. Output Register  
10  
 复制成功!