欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT90PWM3B-16SU 参数 Datasheet PDF下载

AT90PWM3B-16SU图片预览
型号: AT90PWM3B-16SU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有8K字节的系统内可编程闪存 [8-bit Microcontroller with 8K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 361 页 / 6022 K
品牌: ATMEL [ ATMEL ]
 浏览型号AT90PWM3B-16SU的Datasheet PDF文件第208页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第209页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第210页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第211页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第213页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第214页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第215页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第216页  
The frame format used by the EUSART can be configured through the following  
USART/EUSART registers:  
UTxS3:0 and URxS3:0 (EUCSRA of EUSART register) select the number of data bits per  
frame  
UPM1:0 bits enable and set the type of parity bit (when configured in Manchester mode, the  
parity should be fixed to none).  
USBS (UCSRC register of USART) and EUSBS (EUCSRB register of EUSART) select the num-  
ber of stop bits to be processed respectively by the transmiter and the receiver. The receiver  
stores the two stop bit values when configured in Manchester mode. When configured in level  
encoded mode, the second stop bit is ignored (behavior similar as the USART).  
19.3.2  
Parity Bit Calculation  
The parity bit behavior is similar to the USART mode, except for the Manchester encoded mode,  
where no parity bit can be inserted or detected (should be configured to none with the UPM1:0  
bits. The parity bit is calculated by doing an exclusive-or of all the data bits. If odd parity is used,  
the result of the exclusive or is inverted. The relation between the parity bit and data bits is as  
follows:  
P
P
= d  
= d  
⊕ … ⊕ d d d d 0  
⊕ … ⊕ d d d d 1  
3 2 1 0  
even  
n 1  
n 1  
3 2 1 0  
odd  
Peven Parity bit using even parity  
Podd  
Parity bit using odd parity  
Data bit n of the character  
dn  
If used, the parity bit is located between the last data bit and first stop bit of a serial frame.  
19.3.3  
Manchester encoding  
Manchester encoding (also know as Biphase Code) is a synchronous clock encoding technique  
used to encode the clock and data of a synchronous bit stream. In this technique, the actual  
binary data to be transmitted are not sent as a sequence of logic 1's and 0's as in level encoded  
way as in standard USART (known technically as Non Return to Zero (NRZ)). Instead, the bits  
are translated into a slightly different format that has a number of advantages over using straight  
binary encoding (i.e. NRZ).  
Manchester encoding follows the rules:  
If the original data is a Logic 1, the Manchester code is: 0 to 1 (upward transition at bit  
center)  
If the original data is a Logic 0, the Manchester code is: 1 to 0 (downward transition at bit  
center)  
Figure 19-2. Manchester Bi-phase levels  
Logical 0  
Logical 1  
212  
AT90PWM2/3/2B/3B  
4317J–AVR–08/10  
 复制成功!