欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT90PWM3B-16SU 参数 Datasheet PDF下载

AT90PWM3B-16SU图片预览
型号: AT90PWM3B-16SU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有8K字节的系统内可编程闪存 [8-bit Microcontroller with 8K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 361 页 / 6022 K
品牌: ATMEL [ ATMEL ]
 浏览型号AT90PWM3B-16SU的Datasheet PDF文件第196页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第197页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第198页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第199页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第201页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第202页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第203页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第204页  
Table 18-3. Recommended Maximum Receiver Baud Rate Error for Double Speed Mode  
(U2X = 1)  
D
Recommended Max  
Receiver Error (%)  
# (Data+Parity Bit)  
R
slow (%)  
94.12  
94.92  
95.52  
96.00  
96.39  
96.70  
Rfast (%)  
105.66  
104.92  
104,35  
103.90  
103.53  
103.23  
Max Total Error (%)  
+5.66/-5.88  
5
6
2.5  
2.0  
1.5  
1.5  
1.5  
1.0  
+4.92/-5.08  
7
+4.35/-4.48  
8
+3.90/-4.00  
9
+3.53/-3.61  
10  
+3.23/-3.30  
The recommendations of the maximum receiver baud rate error was made under the assump-  
tion that the Receiver and Transmitter equally divides the maximum total error.  
There are two possible sources for the receivers baud rate error. The Receiver’s system clock  
(XTAL) will always have some minor instability over the supply voltage range and the tempera-  
ture range. When using a crystal to generate the system clock, this is rarely a problem, but for a  
resonator the system clock may differ more than 2% depending of the resonators tolerance. The  
second source for the error is more controllable. The baud rate generator can not always do an  
exact division of the system frequency to get the baud rate wanted. In this case an UBRR value  
that gives an acceptable low error can be used if possible.  
18.9 Multi-processor Communication Mode  
This mode is available only in USART mode, not in EUSART.  
Setting the Multi-processor Communication mode (MPCM) bit in UCSRA enables a filtering  
function of incoming frames received by the USART Receiver. Frames that do not contain  
address information will be ignored and not put into the receive buffer. This effectively reduces  
the number of incoming frames that has to be handled by the CPU, in a system with multiple  
MCUs that communicate via the same serial bus. The Transmitter is unaffected by the MPCM  
setting, but has to be used differently when it is a part of a system utilizing the Multi-processor  
Communication mode.  
18.9.1  
MPCM Protocol  
If the Receiver is set up to receive frames that contain 5 to 8 data bits, then the first stop bit indi-  
cates if the frame contains data or address information. If the Receiver is set up for frames with  
nine data bits, then the ninth bit (RXB8) is used for identifying address and data frames. When  
the frame type bit (the first stop or the ninth bit) is one, the frame contains an address. When the  
frame type bit is zero the frame is a data frame.  
The Multi-processor Communication mode enables several slave MCUs to receive data from a  
master MCU. This is done by first decoding an address frame to find out which MCU has been  
addressed. If a particular slave MCU has been addressed, it will receive the following data  
frames as normal, while the other slave MCUs will ignore the received frames until another  
address frame is received.  
18.9.2  
200  
Using MPCM  
For an MCU to act as a master MCU, it can use a 9-bit character frame format (UCSZ = 7). The  
ninth bit (TXB8) must be set when an address frame (TXB8 = 1) or cleared when a data frame  
AT90PWM2/3/2B/3B  
4317J–AVR–08/10  
 复制成功!