欢迎访问ic37.com |
会员登录 免费注册
发布采购

83C51SND2C-JL 参数 Datasheet PDF下载

83C51SND2C-JL图片预览
型号: 83C51SND2C-JL
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片闪存微控制器与MP3解码器,支持完整的音频接口 [Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface]
分类和应用: 解码器闪存微控制器
文件页数/大小: 235 页 / 2877 K
品牌: ATMEL [ ATMEL ]
 浏览型号83C51SND2C-JL的Datasheet PDF文件第46页浏览型号83C51SND2C-JL的Datasheet PDF文件第47页浏览型号83C51SND2C-JL的Datasheet PDF文件第48页浏览型号83C51SND2C-JL的Datasheet PDF文件第49页浏览型号83C51SND2C-JL的Datasheet PDF文件第51页浏览型号83C51SND2C-JL的Datasheet PDF文件第52页浏览型号83C51SND2C-JL的Datasheet PDF文件第53页浏览型号83C51SND2C-JL的Datasheet PDF文件第54页  
Registers  
Table 61. PCON Register  
PCON (S:87h) – Power Configuration Register  
7
6
5
-
4
-
3
2
1
0
SMOD1  
SMOD0  
GF1  
GF0  
PD  
IDL  
Bit  
Bit  
Number  
Mnemonic Description  
Serial Port Mode Bit 1  
Set to select double baud rate in mode 1,2 or 3.  
7
6
SMOD1  
Serial Port Mode Bit 0  
SMOD0 Set to select FE bit in SCON register.  
Clear to select SM0 bit in SCON register.  
Reserved  
5 - 4  
3
-
The value read from these bits is indeterminate. Do not set these bits.  
General-Purpose Flag 1  
One use is to indicate whether an interrupt occurred during normal operation or  
during Idle mode.  
GF1  
GF0  
General-Purpose Flag 0  
One use is to indicate whether an interrupt occurred during normal operation or  
during Idle mode.  
2
1
Power-Down Mode Bit  
Cleared by hardware when an interrupt or reset occurs.  
Set to activate the Power-down mode.  
If IDL and PD are both set, PD takes precedence.  
PD  
Idle Mode Bit  
Cleared by hardware when an interrupt or reset occurs.  
Set to activate the Idle mode.  
0
IDL  
If IDL and PD are both set, PD takes precedence.  
Reset Value = 00XX 0000b  
50  
AT8xC51SND2C  
4341D–MP3–04/05  
 复制成功!