AX88179
USB 3.0 to 10/100/1000M Gigabit Ethernet Controller
Following is the truth table about multicast packet filtering condition.
PRO bit AMALL bit AM bit Pass Hashing Algorithm Multicast Packet Filtered by Ethernet MAC
0
0
0
0
0
1
0
0
0
0
1
0
0
1
1
0/1
0/1
0
1
0
1
0/1
0/1
Yes
Yes
Yes
No
No
No
0/1
Note: Passing Hashing Algorithm means that the selected bit in MFA of CRC-32 result is set to “1”.
6.2.2.9
Driving Stregth Control Register (DSCR, 20h~21h, R/W)
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
GPIO_E4
GPIO_E8
MFA_E4
MFA_E8
2’b00
CK25M_E2 CK25M_E4
Reserved
{GPIO_E8, GPIO_E4}: Driving length of GPIO_0~3.
‘00’: 4mA, ‘01’: 8mA (default), ‘10’: 12mA, ‘11’: 16mA
{MFA_E8, MFA_E4}: Driving length of MFA_0~3.
‘00’: 4mA, ‘01’: 8mA (default), ‘10’: 12mA, ‘11’: 16mA
{CK25M_E4, CK25M_E2}: Driving length of CK25_OUT.
‘11’: 8mA. (default)
Others: Reserved.
6.2.2.10 Medium Status Register (MSR, 22h~23h, R/W)
Bit7
PF
0
Bit6
JFE
0
Bit5
TFC
0
Bit4
RFC
SM
Bit3
0
SBP
Bit2
1
Reserved
Bit1
FD
PS
Bit0
GM
RE
AA [7:0] = {PF, JFE, TFC, RFC, 0, 1, FD, 0}.
BB [7:0] = {3’b0, SM, SBP, Reserved, PS, RE}.
GM: Gigabit Mode.
1: GMII mode (default).
0: MII mode.
FD: Full Duplex mode
1: Full Duplex mode (default).
0: Half Duplex mode.
RFC: RX Flow Control enables.
1: Enable receiving of pause frame on RX direction during full duplex mode (default).
0: Disabled.
TFC: TX Flow Control enables.
1: Enable transmitting pause frame on TX direction during full duplex mode (default).
0: Disabled.
40
Copyright © 2011-2012 ASIX Electronics Corporation. All rights reserved.
ASIX [ ASIX ELECTRONICS CORPORATION ]
