A25LQ080 Series
Read Data Bytes at Higher Speed (FAST_READ)
Speed (FAST_READ) instruction. When the highest address
is reached, the address counter rolls over to 000000h,
allowing the read sequence to be continued indefinitely.
The Read Data Bytes at Higher Speed (FAST_READ)
S
The device is first selected by driving Chip Select ( ) Low.
The instruction code for the Read Data Bytes at Higher
Speed (FAST_READ) instruction is followed by a 3-byte
address (A23-A0) and a dummy byte, each bit being
latched-in during the rising edge of Serial Clock (C). Then the
memory contents, at that address, is shifted out on Serial
Data Output (DO), each bit being shifted out, at a maximum
frequency fC, during the falling edge of Serial Clock (C).
The instruction sequence is shown in Figure 8. The first byte
addressed can be at any location. The address is
automatically incremented to the next higher address after
each byte of data is shifted out. The whole memory can,
therefore, be read with a single Read Data Bytes at Higher
S
instruction is terminated by driving Chip Select ( ) High.
S
Chip Select ( ) can be driven High at any time during data
output. Any Read Data Bytes at Higher Speed (FAST_READ)
instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle
that is in progress.
Figure 8. Read Data Bytes at Higher Speed (FAST_READ) Instruction Sequence and Data-Out Sequence
S
0
1
2
3
4
5
6
7
8
9 10
28 29 30 31
C
DI
Instruction (0Bh)
24-Bit Address
21
23
2
1
0
22
3
MSB
High Impedance
DO
S
C
33 34 35 36 37 38 39 40
Dummy Byte
32
7
41 42 43 44 45 46 47
6
5
4
3
2
0
1
DI
Data Out 2
Data Out 1
0
5
4
1
5
4
1
DO
6
3
2
0
6
3
2
7
7
7
MSB
MSB
MSB
Note: Address bits A23 to A20 are Don’t Care, for A25LQ080.
(April, 2016, Version 1.0)
18
AMIC Technology Corp.
AMICC [ AMIC TECHNOLOGY ]
