欢迎访问ic37.com |
会员登录 免费注册
发布采购

S5335DK 参数 Datasheet PDF下载

S5335DK图片预览
型号: S5335DK
PDF下载: 下载PDF文件 查看货源
内容描述: PCI总线控制器, 3.3V [PCI Bus Controller, 3.3V]
分类和应用: 总线控制器PC
文件页数/大小: 189 页 / 2175 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S5335DK的Datasheet PDF文件第87页浏览型号S5335DK的Datasheet PDF文件第88页浏览型号S5335DK的Datasheet PDF文件第89页浏览型号S5335DK的Datasheet PDF文件第90页浏览型号S5335DK的Datasheet PDF文件第92页浏览型号S5335DK的Datasheet PDF文件第93页浏览型号S5335DK的Datasheet PDF文件第94页浏览型号S5335DK的Datasheet PDF文件第95页  
Revision 5.01 – November 30, 2005  
S5335 – PCI Bus Controller, 3.3V  
Data Sheet  
Table 52. PC Compatible Expansion ROM (Continued)  
Byte Offset Byte Length  
Binary Value  
not used  
Description  
Example  
68h  
70h  
74h  
7Ch  
7Dh  
7Eh  
7Fh  
8
4
8
1
1
1
1
[Expansion ROM base addr.] (example shows 32K bytes)  
FFFF8001h  
not used  
[Interrupt line]  
[Interrupt pin]  
[Min-Grant]  
[Max_lat]  
0Ch  
01h  
00h  
00h  
80h —  
application specific  
(1FFh), or  
(2FFh), or  
(3FFh), etc.  
Byte checksum, location dependent on value for length field at offset 0002h.  
A 16-bit pointer at location 18h of the PC expansion  
ROM identifies the start offset of the PCI data struc-  
ture. The PCI data structure is shown in Table 53 and  
contains various vendor, product, and program evolu-  
tions. If a valid external nv memory is identified by the  
S5335, the PCI data structure is used to configure the  
S5335. The PCI data structure is not necessary for this  
device to operate. If no external nv memory is imple-  
mented, the S5335 boots with the default configuration  
values.  
Note: If a serial BIOS ROM is used, the access time  
for large serial devices should be considered, since it  
may cause a lengthy system delay during initialization.  
For example, a 2-Kbyte serial device takes about 1  
second to be read. Many systems, even when BIOS  
ROMs are ultimately shadowed into system RAM, may  
read this memory space twice (once to validate its size  
and checksum, and once to move it into RAM). Execu-  
tion directly from a serial BIOS ROM, although  
possible, may be unacceptably slow.  
Table 53. PCI Data Structure  
Byte  
Binary  
Value  
Byte Offset Length  
Description  
0h  
4
2
2
2
2
1
3
2
2
1
1
2
‘PCIR’  
var.  
Signature, the ASCII string ‘PCIR’ where ‘P’ is at offset 0, ‘C’ at offset 1, and so on.  
4h  
Vendor Identification  
6h  
var.  
Device Identification  
8h  
var.  
Pointer to Vital Product Data  
PCI Data Structure Length (starts with signature field)  
PCI Data Structure Revision (=0 for this definition)  
Class Code  
Ah  
var.  
Ch  
Dh  
10h  
12h  
14h  
15h  
16h  
var.  
var.  
var.  
Image Length  
var.  
Revision Level  
var.  
Code Type  
var.  
Indicator (bit D7=1 signifies “last image”)  
Reserved  
0000h  
AMCC Confidential and Proprietary  
DS1657 91  
 复制成功!