欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC460EX-SUB1000T 参数 Datasheet PDF下载

PPC460EX-SUB1000T图片预览
型号: PPC460EX-SUB1000T
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microprocessor, 1000MHz, CMOS, PBGA728, 35 X 35 MM, ROHS COMPLIANT, PLASTIC, MS-034, TEEBGA-728]
分类和应用: 时钟外围集成电路
文件页数/大小: 106 页 / 1089 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC460EX-SUB1000T的Datasheet PDF文件第13页浏览型号PPC460EX-SUB1000T的Datasheet PDF文件第14页浏览型号PPC460EX-SUB1000T的Datasheet PDF文件第15页浏览型号PPC460EX-SUB1000T的Datasheet PDF文件第16页浏览型号PPC460EX-SUB1000T的Datasheet PDF文件第18页浏览型号PPC460EX-SUB1000T的Datasheet PDF文件第19页浏览型号PPC460EX-SUB1000T的Datasheet PDF文件第20页浏览型号PPC460EX-SUB1000T的Datasheet PDF文件第21页  
Revision 1.19 – June 17, 2009  
460EX – PPC460EX Embedded Processor  
Preliminary Data Sheet  
External Peripheral Bus Controller (EBC)  
The External Bus Controller (EBC) transfers data between the PLB and external memory or peripheral devices  
attached to the external peripheral bus. The EBC allows for direct attachment of memory devices such as ROM  
and SRAM, DMA device-paced memory devices, and DMA peripheral devices.  
Features include:  
• Up to six ROM, EPROM, SRAM, Flash memory, and slave peripheral I/O banks supported  
• Up to 100MHz operation  
• Burst and non-burst devices  
• 32-bit byte-addressable data bus  
• Data parity  
• 27-bit address  
• Peripheral Device pacing with external Ready  
• Latch data on Ready, synchronous or asynchronous  
• Programmable access timing per device  
– 256 Wait States for non-burst  
– 32 Burst Wait States for first access and up to eight Wait States for subsequent accesses  
– Programmable CSon, CSoff relative to address  
– Programmable OEon, WEon, WEoff (1 to 4 clock cycles) relative to CS  
• Programmable address mapping  
• External DMA Slave Support  
Ethernet Controller  
Two 10/100/1000 Ethernet ports are supported.  
Features include:  
• Compliant with ANSI/IEEE Standard 802.3 and IEEE 802.3u supplement  
• Compliant with IEEE Standard 802.3z (Gigabit Ethernet)  
• Two 10/100/1000 interfaces running in full- and half-duplex modes providing:  
– One Gigabit Media Independent Interface (GMII)  
– One Media Independent Interface (MII)  
– Two Reduced Gigabit MII (RGMII)  
– Two Serial GMIIs (SGMII)  
• Quality of Service (QoS) support  
– Support of IEEE 802.1p priority queueing for up to 8 priorities  
– Recognizes TCI field in VLAN-tagged frames where the priority field is coded  
• Jumbo frame support (9018 bytes)  
– Support for Ethernet II formatted frames (RFC894)  
– Support for IEEE formatted frames (RFC1042)  
– Handles VLAN-tagged frames (IEEE 802.2ac)  
• TCP/IP Acceleration Hardware (TAH) support  
• Off loads Gigabit Ethernet protocol processing from the CPU  
• Checksum verification for TCP/UDP/IP headers in the receive path  
• Checksum generation for TCP/UDP/IP headers in the transmit path  
• TCP segmentation support in the transmit path  
• IPv4 and IPv6 support  
• IPv6 header extension support  
• Wake On LAN handling  
• 256-bit hash table to filter multicast frames  
• DMA capability  
• Interrupt coalescence  
AMCC Proprietary  
17  
Downloaded from DatasheetLib.com - datasheet search engine  
 复制成功!