欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPCS1SI8N 参数 Datasheet PDF下载

EPCS1SI8N图片预览
型号: EPCS1SI8N
PDF下载: 下载PDF文件 查看货源
内容描述: 串行配置器件 [Serial Configuration Devices]
分类和应用: 内存集成电路光电二极管过程控制系统PCS时钟
文件页数/大小: 32 页 / 241 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPCS1SI8N的Datasheet PDF文件第18页浏览型号EPCS1SI8N的Datasheet PDF文件第19页浏览型号EPCS1SI8N的Datasheet PDF文件第20页浏览型号EPCS1SI8N的Datasheet PDF文件第21页浏览型号EPCS1SI8N的Datasheet PDF文件第23页浏览型号EPCS1SI8N的Datasheet PDF文件第24页浏览型号EPCS1SI8N的Datasheet PDF文件第25页浏览型号EPCS1SI8N的Datasheet PDF文件第26页  
Serial Configuration Device Memory Access
Erase Bulk Operation
The erase bulk operation code is
b'1100 0111,
with the MSB listed first.
The erase bulk operation sets all memory bits to
1
or
0xFF.
Similar to the
write bytes operation, the write enable operation must be executed prior
to the erase bulk operation so that the write enable latch bit in the status
register is set to
1.
Designers implement the erase bulk operation by driving
nCS
low and
then shifting in the erase bulk operation code on the
ASDI
pin.
nCS
must
be driven high after the eighth bit of the erase bulk operation code has
been latched in.
shows the timing diagram.
The device initiates the self-timed erase bulk cycle immediately after
nCS
is driven high. The self-timed erase bulk cycle usually takes 5 s for EPCS4
devices (guaranteed to be less than 10 s) or 3 s for EPCS1 devices
(guaranteed to be less than 6 s). See t
EB
in
Designers must
account for this delay before accessing the memory contents.
Alternatively, designers can check the write in progress bit in the status
register by executing the read status operation while the self-timed erase
cycle is in progress. The write in progress bit is
1
during the self-timed
erase cycle and is
0
when it is complete. The write enable latch bit in the
status register is reset to
0
before the erase cycle is complete.
Figure 4–14. Erase Bulk Operation Timing Diagram
nCS
0
DCLK
Operation Code
ASDI
1
2
3
4
5
6
7
Erase Sector Operation
The erase sector operation code is
b'1101 1000,
with the MSB listed
first. The erase sector operation allows the user to erase a certain sector in
the serial configuration device by setting all bits inside the sector to
1
or
0xFF.
This operation is useful for users who access the unused sectors as
general purpose memory in their applications.
The write enable operation must be executed prior to the erase sector
operation so that the write enable latch bit in the status register is set to
1.
4–22
Configuration Handbook, Volume 2
Core Version a.b.c variable
Altera Corporation
July 2004