欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1SGX40GF1020I6 参数 Datasheet PDF下载

EP1SGX40GF1020I6图片预览
型号: EP1SGX40GF1020I6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 4697 CLBs, 41250-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-1020]
分类和应用: 可编程逻辑
文件页数/大小: 272 页 / 1348 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第40页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第41页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第42页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第43页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第45页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第46页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第47页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第48页  
Figure 2–29. EP1SGX25 Receiver PLL Recovered Clock to Fast Regional Clock  
Connection  
Stratix GX  
Transceiver Blocks  
Block 0  
PLD  
FCLK[1..0]  
Block 1  
Block 2  
Block 3  
FCLK[1..0]  
In the EP1SGX40 device, the receiver PLL recovered clocks from  
transceivers 0 and 1 drive RCLK[1..0]while transceivers 2, 3, and 4  
drive RCLK[7..6]. The regional clocks feed logic in their associated  
regions.  
2–34  
Stratix GX Device Handbook, Volume 1  
Altera Corporation  
June 2006  
 复制成功!