Figure 2–31. EP1SGX40 Receiver PLL Recovered Clock to Fast Regional Clock
Connection
Stratix GX
PLD
FCLK[1..0] Transceiver Blocks
Block 0
Block 1
Block 4
Block 2
Block 3
FCLK[1..0]
Table 2–10 summarizes the possible clocking connections for the
transceivers.
Table 2–10. Possible Clocking Connections for Transceivers (Part 1 of 2)
Destination
Source
Transmitter
PLL
Receiver
PLL
GCLK
RCLK
FCLK
IQ Lines
REFCLKB
Transmitter PLL
Receiver PLL
GCLK
v
v
v
v (1)
v
v
v
v
v
v (1)
v
v
v
v
v
v
v
v
RCLK
FCLK
2–36
Altera Corporation
June 2006
Stratix GX Device Handbook, Volume 1