High-Speed Differential I/O Support
Table 2–37. EP1S10, EP1S20 & EP1S25 Device Differential Channels (Part 2 of 2) Note (1)
Maximum
Speed
(Mbps)
Center Fast PLLs
PLL 1 PLL 2 PLL 3 PLL 4
Transmitter/
Receiver
Total
Channels
Device
Package
EP1S25 672-pin FineLine BGA Transmitter (2)
56
58
70
66
78
78
624 (4)
624 (3)
624 (4)
624 (3)
840 (4)
840 (3)
840 (4)
840 (3)
840 (4)
840 (3)
840 (4)
840 (3)
14
28
14
29
18
35
17
33
19
39
19
39
14
28
15
29
17
35
16
33
20
39
20
39
14
28
15
29
17
35
16
33
20
39
20
39
14
28
14
29
18
35
17
33
19
39
19
39
672-pin BGA
Receiver
780-pin FineLine BGA Transmitter (2)
Receiver
1,020-pin FineLine
BGA
Transmitter (2)
Receiver
Notes to Table 2–37:
(1) The first row for each transmitter or receiver reports the number of channels driven directly by the PLL. The second
row below it shows the maximum channels a PLL can drive if cross bank channels are used from the adjacent center
PLL. For example, in the 484-pin FineLine BGA EP1S10 device, PLL 1 can drive a maximum of five channels at
840 Mbps or a maximum of 10 channels at 840 Mbps. The Quartus II software may also merge receiver and
transmitter PLLs when a receiver is driving a transmitter. In this case, one fast PLL can drive both the maximum
numbers of receiver and transmitter channels.
(2) The number of channels listed includes the transmitter clock output (tx_outclock) channel. If the design requires
a DDR clock, it can use an extra data channel.
(3) These channels span across two I/O banks per side of the device. When a center PLL clocks channels in the opposite
bank on the same side of the device it is called cross-bank PLL support. Both center PLLs can clock cross-bank
channels simultaneously if, for example, PLL_1 is clocking all receiver channels and PLL_2 is clocking all
transmitter channels. You cannot have two adjacent PLLs simultaneously clocking cross-bank receiver channels or
two adjacent PLLs simultaneously clocking transmitter channels. Cross-bank allows for all receiver channels on
one side of the device to be clocked on one clock while all transmitter channels on the device are clocked on the
other center PLL. Crossbank PLLs are supported at full-speed, 840 Mbps. For wire-bond devices, the full-speed is
624 Mbps.
(4) These values show the channels available for each PLL without crossing another bank.
When you span two I/O banks using cross-bank support, you can route
only two load enable signals total between the PLLs. When you enable
rx_data_align, you use both rxloadenaand txloadenaof a PLL.
That leaves no loadenafor the second PLL.
2–132
Altera Corporation
July 2005
Stratix Device Handbook, Volume 1
ALTERA [ ALTERA CORPORATION ]
