欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1C20F400C7ES 参数 Datasheet PDF下载

EP1C20F400C7ES图片预览
型号: EP1C20F400C7ES
PDF下载: 下载PDF文件 查看货源
内容描述: 气旋FPGA系列数据手册 [Cyclone FPGA Family Data Sheet]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 104 页 / 1353 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1C20F400C7ES的Datasheet PDF文件第44页浏览型号EP1C20F400C7ES的Datasheet PDF文件第45页浏览型号EP1C20F400C7ES的Datasheet PDF文件第46页浏览型号EP1C20F400C7ES的Datasheet PDF文件第47页浏览型号EP1C20F400C7ES的Datasheet PDF文件第49页浏览型号EP1C20F400C7ES的Datasheet PDF文件第50页浏览型号EP1C20F400C7ES的Datasheet PDF文件第51页浏览型号EP1C20F400C7ES的Datasheet PDF文件第52页  
Cyclone Device Handbook, Volume 1  
Figure 2–29. Column I/O Block Connection to the Interconnect  
Column I/O  
Block Contains  
up to Three IOEs  
Column I/O Block  
21 Data &  
Control Signals  
from Logic Array (1)  
IO_datain[2:0] &  
comb_io_datain[2..0]  
(2)  
21  
io_clk[5..0]  
I/O Block  
Local Interconnect  
R4 Interconnects  
LAB  
LAB  
LAB  
LAB Local  
C4 Interconnects  
Interconnect  
Notes to Figure 2–29:  
(1) The 21 data and control signals consist of three data out lines, io_dataout[2..0], three output enables,  
io_coe[2..0], three input clock enables, io_cce_in[2..0], three output clock enables, io_cce_out[2..0],  
three clocks, io_cclk[2..0], three asynchronous clear signals, io_caclr[2..0], and three synchronous clear  
signals, io_csclr[2..0].  
(2) Each of the three IOEs in the column I/O block can have one io_dataininput (combinatorial or registered) and  
one comb_io_datain(combinatorial) input.  
2–42  
Preliminary  
Altera Corporation  
January 2007  
 复制成功!