欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1C20F400C7ES 参数 Datasheet PDF下载

EP1C20F400C7ES图片预览
型号: EP1C20F400C7ES
PDF下载: 下载PDF文件 查看货源
内容描述: 气旋FPGA系列数据手册 [Cyclone FPGA Family Data Sheet]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 104 页 / 1353 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1C20F400C7ES的Datasheet PDF文件第42页浏览型号EP1C20F400C7ES的Datasheet PDF文件第43页浏览型号EP1C20F400C7ES的Datasheet PDF文件第44页浏览型号EP1C20F400C7ES的Datasheet PDF文件第45页浏览型号EP1C20F400C7ES的Datasheet PDF文件第47页浏览型号EP1C20F400C7ES的Datasheet PDF文件第48页浏览型号EP1C20F400C7ES的Datasheet PDF文件第49页浏览型号EP1C20F400C7ES的Datasheet PDF文件第50页  
Cyclone Device Handbook, Volume 1  
Figure 2–27. Cyclone IOE Structure  
Logic Array  
OE Register  
OE  
D
Q
Output Register  
Output  
D
Q
Combinatorial  
input (1)  
Input  
Input Register  
D
Q
Note to Figure 2–27:  
(1) There are two paths available for combinatorial inputs to the logic array. Each path  
contains a unique programmable delay chain.  
The IOEs are located in I/O blocks around the periphery of the Cyclone  
device. There are up to three IOEs per row I/O block and up to three IOEs  
per column I/O block (column I/O blocks span two columns). The row  
I/O blocks drive row, column, or direct link interconnects. The column  
I/O blocks drive column interconnects. Figure 2–28 shows how a row  
I/O block connects to the logic array. Figure 2–29 shows how a column  
I/O block connects to the logic array.  
2–40  
Preliminary  
Altera Corporation  
January 2007  
 复制成功!