欢迎访问ic37.com |
会员登录 免费注册
发布采购

5ASXMB3E4F31I3N 参数 Datasheet PDF下载

5ASXMB3E4F31I3N图片预览
型号: 5ASXMB3E4F31I3N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 670MHz, PBGA896, ROHS COMPLIANT, FBGA-896]
分类和应用: 时钟LTE可编程逻辑
文件页数/大小: 184 页 / 1809 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第147页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第148页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第149页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第150页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第152页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第153页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第154页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第155页  
AV-51002  
2017.02.10  
2-47  
Receiver High-Speed I/O Specifications  
C3, I3L  
Typ  
C4, I4  
Symbol  
Conditions  
Unit  
Min  
Max  
Min  
Typ  
Max  
Total Jitter for Data Rate  
600 Mbps - 1.25 Gbps  
160  
160  
ps  
tx Jitter - True Differential I/O  
Standards  
Total Jitter for Data Rate  
< 600 Mbps  
45  
50  
0.1  
300  
0.2  
55  
45  
50  
0.1  
325  
0.25  
55  
UI  
ps  
UI  
%
Total Jitter for Data Rate  
600 Mbps - 1.25 Gbps  
tx Jitter - Emulated Differential  
I/O Standards with ree  
External Output Resistor  
Network  
Total Jitter for Data Rate  
< 600 Mbps  
tDUTY  
Transmitter output clock duty  
cycle for both True and Emulated  
Differential I/O Standards  
True Differential I/O Standards  
200  
250  
200  
300  
ps  
ps  
Emulated Differential I/O  
Standards with three external  
output resistor networks  
tRISE & tFALL  
True Differential I/O Standards  
150  
300  
150  
300  
ps  
ps  
TCCS  
Emulated Differential I/O  
Standards  
Receiver High-Speed I/O Specifications  
Table 2-41: Receiver High-Speed I/O Specifications for Arria V GZ Devices  
When J = 3 to 10, use the serializer/deserializer (SERDES) block.  
When J = 1 or 2, bypass the SERDES block.  
Arria V GZ Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!