欢迎访问ic37.com |
会员登录 免费注册
发布采购

10M02SCU169C8G 参数 Datasheet PDF下载

10M02SCU169C8G图片预览
型号: 10M02SCU169C8G
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, PBGA169, 11 X 11 MM, 0.80 MM PITCH, ROHS COMPLIANT, UBGA-169]
分类和应用: 时钟可编程逻辑
文件页数/大小: 71 页 / 822 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号10M02SCU169C8G的Datasheet PDF文件第15页浏览型号10M02SCU169C8G的Datasheet PDF文件第16页浏览型号10M02SCU169C8G的Datasheet PDF文件第17页浏览型号10M02SCU169C8G的Datasheet PDF文件第18页浏览型号10M02SCU169C8G的Datasheet PDF文件第20页浏览型号10M02SCU169C8G的Datasheet PDF文件第21页浏览型号10M02SCU169C8G的Datasheet PDF文件第22页浏览型号10M02SCU169C8G的Datasheet PDF文件第23页  
Intel® MAX® 10 FPGA Device Datasheet  
M10-DATASHEET | 2017.12.15  
Single-Ended I/O Standards Specifications  
Table 20.  
Single-Ended I/O Standards Specifications for Intel MAX 10 Devices  
To meet the IOL and IOH specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you  
should set the current strength settings to 4 mA. Setting at lower current strength may not meet the IOL and IOH specifications in the datasheet.  
I/O Standard  
VCCIO (V)  
VIL (V)  
VIH (V)  
VOL (V)  
Max  
0.45  
VOH (V)  
Min  
IOL (mA)  
IOH (mA)  
Min  
Typ  
3.3  
3.3  
3
Max  
3.465  
3.465  
3.15  
Min  
Max  
0.8  
0.8  
0.8  
Min  
1.7  
1.7  
1.7  
Max  
3.6  
3.3 V LVTTL  
3.135  
3.135  
2.85  
–0.3  
–0.3  
–0.3  
2.4  
4
2
4
–4  
–2  
–4  
3.3 V LVCMOS  
3.0 V LVTTL  
3.6  
0.2  
VCCIO – 0.2  
2.4  
VCCIO  
+ 0.3  
0.45  
3.0 V LVCMOS  
2.85  
2.375  
1.71  
3
3.15  
2.625  
1.89  
–0.3  
–0.3  
–0.3  
–0.3  
–0.3  
–0.3  
–0.3  
–0.3  
–0.3  
0.8  
0.7  
1.7  
1.7  
VCCIO  
+ 0.3  
0.2  
0.4  
VCCIO – 0.2  
0.1  
1
–0.1  
–1  
–2  
–2  
–2  
2.5 V LVTTL and  
LVCMOS  
2.5  
1.8  
1.5  
1.2  
3.3  
2.5  
1.8  
1.5  
3
VCCIO  
+ 0.3  
2
1.8 V LVTTL and  
LVCMOS  
0.35 ×  
VCCIO  
0.65 ×  
VCCIO  
2.25  
0.45  
VCCIO  
0.45  
2
1.5 V LVCMOS  
1.425  
1.14  
1.575  
1.26  
0.35 ×  
VCCIO  
0.65 ×  
VCCIO  
VCCIO  
+ 0.3  
0.25 ×  
VCCIO  
0.75 ×  
VCCIO  
2
1.2 V LVCMOS  
0.35 ×  
VCCIO  
0.65 ×  
VCCIO  
VCCIO  
+ 0.3  
0.25 ×  
VCCIO  
0.75 ×  
VCCIO  
2
3.3 V Schmitt Trigger  
2.5 V Schmitt Trigger  
1.8 V Schmitt Trigger  
1.5 V Schmitt Trigger  
3.0 V PCI  
3.135  
2.375  
1.71  
3.465  
2.625  
1.89  
0.8  
1.7  
VCCIO  
+ 0.3  
1.5  
0.7  
1.7  
VCCIO  
+ 0.3  
0.35 ×  
VCCIO  
0.65 ×  
VCCIO  
VCCIO  
+ 0.3  
1.425  
2.85  
1.575  
3.15  
0.35 ×  
VCCIO  
0.65 ×  
VCCIO  
VCCIO  
+ 0.3  
0.3 ×  
VCCIO  
0.5 ×  
VCCIO  
VCCIO  
+ 0.3  
0.1 ×  
VCCIO  
0.9 ×  
VCCIO  
–0.5  
Intel® MAX® 10 FPGA Device Datasheet  
19  
 复制成功!