欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4685 参数 Datasheet PDF下载

AK4685图片预览
型号: AK4685
PDF下载: 下载PDF文件 查看货源
内容描述: 多通道编解码器的差分模拟I / O [Multi-channel CODEC with Differential Analog I/O]
分类和应用: 解码器编解码器
文件页数/大小: 52 页 / 575 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4685的Datasheet PDF文件第27页浏览型号AK4685的Datasheet PDF文件第28页浏览型号AK4685的Datasheet PDF文件第29页浏览型号AK4685的Datasheet PDF文件第30页浏览型号AK4685的Datasheet PDF文件第32页浏览型号AK4685的Datasheet PDF文件第33页浏览型号AK4685的Datasheet PDF文件第34页浏览型号AK4685的Datasheet PDF文件第35页  
[AK4685]  
Analog Mute  
When the MT1N pin is set to “L” from “H”, a digital to analog data converting is stropped and the analog outputs  
(LOUT+/-, ROUT+/- pins) are attenuated in soft transition. The analog block becomes power-down mode after the soft  
transition is completed, and VCOM is output from the analog outputs. Transition time is controlled by AMT2-0 bits.  
When the MT1N pin is set to “H” from “L”, the analog block returns to normal operation and a digital to analog  
converting is resumed. After DAC initializing time, the mute is cancelled and the output attenuation gradually changes to  
the ATT level during ATT_DATA x ATT transition time. (Table 16)  
Power  
MT1N pin  
(1)  
Init Cycle  
512/fs  
Normal Operation  
DACl Internal State  
(3)  
ATT Level  
Digital Attenuation  
-  
GD  
(2)  
DACL+/-, DACR+/-  
(1) “L” time of 20ms or more is needed.  
(2) The soft mute transition time by analog processing is depending on the AMT2-0 bits setting. A crick noise occurs  
when each power supply (TVDD, DVDD1/2/3, AVDD1/2/3 and PVDD) is off during mute transition time. Power  
supplies should be provided longer than the transition time set by AMTS2-0 bits set.  
(3) ATT_DATA x ATT transition time (Table 16). In case of MODE0 and ATS2-0 bits =“00H”, the transition time of  
ATT value from FFH(0dB) to 00H(MUTE) is 1061/fs.  
Figure 14. Mute Sequence Example (MT1N pin)  
When the MT2N pin is set to “L” from “H”, the headphone output is attenuated in soft transition. The analog and  
headphone blocks become power-down mode after the soft transition is completed, and ground level (VSS5) is output  
from these outputs. Transition time is controlled by AMT2-0 bits. The data inputs and DAC clocks must not be stopped  
before the soft transition complete.  
When the MT2N pin is set to “H” from “L”, the analog and headphone blocks return to normal operation and a digital to  
analog converting is resumed. After DAC initializing time, the mute is cancelled and the output attenuation gradually  
changes to the ATT level during ATT_DATA x ATT transition time. (Table 16)  
MS1106-E-00  
2009/08  
- 31 -  
 复制成功!