欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4646_11 参数 Datasheet PDF下载

AK4646_11图片预览
型号: AK4646_11
PDF下载: 下载PDF文件 查看货源
内容描述: 立体声编解码器与MIC / SPK- AMP [Stereo CODEC with MIC/SPK-AMP]
分类和应用: 解码器编解码器
文件页数/大小: 81 页 / 725 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4646_11的Datasheet PDF文件第15页浏览型号AK4646_11的Datasheet PDF文件第16页浏览型号AK4646_11的Datasheet PDF文件第17页浏览型号AK4646_11的Datasheet PDF文件第18页浏览型号AK4646_11的Datasheet PDF文件第20页浏览型号AK4646_11的Datasheet PDF文件第21页浏览型号AK4646_11的Datasheet PDF文件第22页浏览型号AK4646_11的Datasheet PDF文件第23页  
[AK4646]  
OPERATION OVERVIEW  
System Clock  
There are the following five clock modes to interface with external devices (Table 1 and Table 2).  
Mode  
PMPLL bit  
1
M/S bit  
1
PLL3-0 bits  
Table 4  
Figure  
Figure 12  
PLL Master Mode (Note 32)  
PLL Slave Mode 1  
(PLL Reference Clock: MCKI pin)  
PLL Slave Mode 2  
(PLL Reference Clock: LRCK or BICK pin)  
EXT Slave Mode  
EXT Master Mode  
1
1
0
0
Table 4  
Table 4  
Figure 13  
Figure 14  
Figure 15  
Figure 16  
Figure 17  
0
0
0
1
x
x
Note 32. If M/S bit = “1”, PMPLL bit = “0” and MCKO bit = “1” during the setting of PLL Master Mode, the invalid  
clocks are output from MCKO pin when MCKO bit is “1”.  
Table 1. Clock Mode Setting (x: Don’t care)  
Mode  
MCKO bit MCKO pin  
MCKI pin  
BICK pin  
Output  
(Selected by  
BCKO bit)  
Input  
(Selected by  
BCKO bit)  
Input  
(Selected by  
BCKO bit)  
Input  
LRCK pin  
0
1
0
1
“L”  
Selected by  
PLL3-0 bits  
Output  
(1fs)  
PLL Master Mode  
Selected by  
PS1-0 bits  
“L”  
Selected by  
PS1-0 bits  
PLL Slave Mode  
(PLL Reference Clock: MCKI pin)  
Selected by  
PLL3-0 bits  
Input  
(1fs)  
PLL Slave Mode  
(PLL Reference Clock: LRCK or BICK pin)  
Input  
(1fs)  
0
0
0
“L”  
“L”  
“L”  
GND  
Selected by  
FS3-0 bits  
Input  
(1fs)  
EXT Slave Mode  
EXT Master Mode  
(32fs)  
Output  
(Selected by  
BCKO bit)  
Selected by  
FS1-0 bits  
Output  
(1fs)  
Note 33. When PMVCM bit = M/S bit = “1” and MCKI is input, LRCK and BICK are output, even if PMDAC bit =  
PMADL bit = PMADR bit = “0”.  
Table 2. Clock pins state in Clock Mode  
Master Mode/Slave Mode  
The M/S bit selects either master or slave mode. M/S bit = “1” selects master mode and “0” selects slave mode. When the  
AK4646 is power-down mode (PDN pin = “L”) and exits reset state, the AK4646 is slave mode. After exiting reset state,  
the AK4646 goes to master mode by changing M/S bit = “1”.  
When the AK4646 is on the master mode, LRCK and BICK pins are a floating state until M/S bit becomes “1”. LRCK and  
BICK pins of the AK4646 should be pulled-down or pulled-up by the resistor (about 100kΩ) externally to avoid the  
floating state.  
M/S bit  
Mode  
0
1
Slave Mode  
Master Mode  
(default)  
Table 3. Select Master/Slave Mode  
MS0557-E-05  
2011/01  
- 19 -  
 
 复制成功!