欢迎访问ic37.com |
会员登录 免费注册
发布采购

EVAL-AD5940BIOZ 参数 Datasheet PDF下载

EVAL-AD5940BIOZ图片预览
型号: EVAL-AD5940BIOZ
PDF下载: 下载PDF文件 查看货源
内容描述: [High Precision, Impedance, and Electrochemical Front End]
分类和应用:
文件页数/大小: 130 页 / 1952 K
品牌: ADI [ ADI ]
 浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第106页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第107页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第108页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第109页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第111页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第112页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第113页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第114页  
AD5940  
Data Sheet  
Bits  
Bit Name Settings Description  
Reset  
Access  
101 Falling edge (same as 001).  
110 Rising or falling edge (same as 010).  
111 High level (same as 011).  
7
IRQ1EN  
External Interrupt 1 enable bit. Set this bit before placing the device in hibernate  
mode to enable the ability of GPIO1 to wake up the device.  
External Interrupt 1 disabled.  
External Interrupt 1 enabled.  
External Interrupt 1 mode bits.  
0x0  
0x0  
R/W  
R/W  
0
1
[6:4]  
IRQ1MDE  
000 Rising edge.  
001 Falling edge.  
010 Rising or falling edge.  
011 High level.  
100 Low level.  
101 Falling edge (same as 001).  
110 Rising or falling edge (same as 010).  
111 High level (same as 011).  
3
IRQ0EN  
External Interrupt 0 enable bit. Set this bit before placing the device in hibernate  
mode to enable the ability of GPIO0 to wake up the device.  
External Interrupt 0 disabled.  
External Interrupt 0 enabled.  
External Interrupt 0 mode bits.  
0x0  
0x0  
R/W  
R/W  
0
1
[2:0]  
IRQ0MDE  
000 Rising edge.  
001 Falling edge.  
010 Rising or falling edge.  
011 High level.  
100 Low level.  
101 Falling edge (same as 001).  
110 Rising or falling edge (same as 010).  
111 High level (same as 011).  
External Interrupt Configuration 1 Register—EI1CON  
Address 0x00000A24, Reset: 0x0000, Name: EI1CON  
Table 143. Bit Descriptions for EI1CON Register  
Bits  
Bit Name  
Settings  
Description  
Reset  
Access  
15  
IRQ7EN  
External Interrupt 7 enable bit. Set this bit before placing the device in hibernate mode  
to enable the ability of GPIO7 to wake up the device.  
0x0  
R/W  
0
1
External Interrupt 7 disabled.  
External Interrupt 7 enabled.  
External Interrupt 7 mode bits.  
[14:12]  
IRQ7MDE  
0x0  
R/W  
000 Rising edge.  
001 Falling edge.  
010 Rising or falling edge.  
011 High level.  
100 Low level.  
101 Falling edge (same as 001).  
110 Rising or falling edge (same as 010).  
111 High level (same as 011).  
11  
IRQ6EN  
External Interrupt 6 enable bit. Set this bit before placing the device in hibernate mode  
to enable the ability of GPIO6 to wake up the device.  
0x0  
R/W  
0
1
External Interrupt 6 disabled.  
External Interrupt 6 enabled.  
Rev. 0 | Page 110 of 130  
 复制成功!