ADV7390/ADV7391/ADV7392/ADV7393
FEATURES
various output levels that can be generated. Table 36 lists the
transitions required to generate the various output levels.
OUTPUT OVERSAMPLING
The ADV739x include an on-chip phase-locked loop (PLL) that
allows for oversampling of SD, ED, and HD video data. By
default, the PLL is disabled. The PLL can be enabled using
Subaddress 0x00, Bit 1 = 0.
Embedded EAV/SAV timing codes are not supported in
ED/HD nonstandard timing mode.
The user must ensure that appropriate pixel data is applied to
the encoder where the blanking level is expected at the output.
Table 35 shows the various oversampling rates supported in the
ADV739x.
Macrovision (ADV7390/ADV7392 only) and output
oversampling are not available in ED/HD nonstandard timing
mode. The PLL must be disabled (Subaddress 0x00, Bit 1 = 1) in
ED/HD nonstandard timing mode.
ED/HD NONSTANDARD TIMING MODE
Subaddress 0x30, Bits[7:3] = 00001
For any ED/HD input data that does not conform to
the standards listed in the ED/HD input mode table
(Subaddress 0x30, Bits[7:3]), the ED/HD nonstandard
timing mode can be used to interface to the ADV739x.
ED/HD nonstandard timing mode can be enabled by
setting Subaddress 0x30, Bits[7:3] to 00001.
ANALOG
OUTPUT
b
ACTIVE VIDEO
a
b
b
BLANKING LEVEL
c
HSYNC
a = TRI-LEVEL SYNCHRONIZATION PULSE LEVEL.
b = BLANKING LEVEL/ACTIVE VIDEO LEVEL.
c = SYNCHRONIZATION PULSE LEVEL.
A clock signal must be provided on the CLKIN pin.
VSYNC
and
must be toggled by the user to generate the
appropriate horizontal and vertical synchronization pulses on
the analog output from the encoder. Figure 61 illustrates the
Figure 61. ED/HD Nonstandard Timing Mode Output Levels
Table 35. Output Oversampling Modes and Rates
Input Mode
(0x01, Bits[6:4])
PLL and Oversampling
Control (0x00, Bit 1)
SD/ED Oversample Rate
Select (0x0D, Bit 3)
HD Oversample Rate
Select (0x31, Bit 1)
Oversampling Mode
and Rate
000
000
000
001/010 ED
001/010 ED
001/010 ED
001/010 HD
001/010 HD
001/010 HD
SD
SD
SD
1
0
0
1
0
0
1
0
0
1
0
0
x
1
0
x
1
0
x
x
x
x
1
0
x
x
x
x
x
x
x
1
0
x
x
x
SD (2×)
SD (8×)
SD (16×)
ED (1×)
ED (4×)
ED (8×)
HD (1×)
HD (2×)
HD (4×)
111
111
111
ED (at 54 MHz)
ED (at 54 MHz)
ED (at 54 MHz)
ED (@ 54 MHz) (1×)
ED (@ 54 MHz) (4×)
ED (@ 54 MHz) (8×)
Table 36. ED/HD Nonstandard Timing Mode Synchronization Signal Generation
Output Level Transition1
HSYNC
VSYNC
b → c
c → a
a → b
c → b
1 → 0
0
1 → 0 or 02
0 → 1
1
0
0 → 1
0 → 1
1 a = Tri-level synchronization pulse level; b = blanking level/active video level; c = synchronization pulse level. See Figure 61.
2 If
= 1, it should transition to 0. If = 0, it should remain at 0. If tri-level synchronization pulse generation is not required, should always be 0.
VSYNC
VSYNC
VSYNC
Rev. 0 | Page 45 of 96
ADI [ ADI ]
