欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADV7393BCPZ-REEL 参数 Datasheet PDF下载

ADV7393BCPZ-REEL图片预览
型号: ADV7393BCPZ-REEL
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗,芯片级,10位标清/高清视频编码器 [Low Power, Chip Scale 10-Bit SD/HD Video Encoder]
分类和应用: 编码器
文件页数/大小: 96 页 / 2253 K
品牌: ADI [ ADI ]
 浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第9页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第10页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第11页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第12页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第14页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第15页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第16页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第17页  
ADV7390/ADV7391/ADV7392/ADV7393  
Y OUTPUT  
b
HSYNC  
VSYNC  
Y2  
Y3  
Y0  
Y1  
PIXEL PORT  
PIXEL PORT  
Cb0 Cr0 Cb2  
Cr2  
a
a = AS PER RELEVANT STANDARD.  
b = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING  
SPECIFICATION SECTION OF THE DATA SHEET.  
A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT  
AFTER A TIME EQUAL TO THE PIPELINE DELAY.  
HSYNC VSYNC  
/
Figure 12. HD-SDR, 16-Bit 4:2:2 YCrCb (  
) Input Timing Diagram  
Y OUTPUT  
b
HSYNC  
VSYNC  
PIXEL PORT  
Cr0  
Y1  
Cb0  
Y0  
a
a = AS PER RELEVANT STANDARD.  
b = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING  
SPECIFICATION SECTION OF THE DATA SHEET.  
A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT  
AFTER A TIME EQUAL TO THE PIPELINE DELAY.  
HSYNC VSYNC  
) Input Timing Diagram  
Figure 13. HD-DDR, 8-/10-Bit 4:2:2 YCrCb (  
/
Rev. 0 | Page 13 of 96