欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADSP-BF544BBCZ-4A 参数 Datasheet PDF下载

ADSP-BF544BBCZ-4A图片预览
型号: ADSP-BF544BBCZ-4A
PDF下载: 下载PDF文件 查看货源
内容描述: 嵌入式处理器 [Embedded Processor]
分类和应用:
文件页数/大小: 100 页 / 3415 K
品牌: ADI [ ADI ]
 浏览型号ADSP-BF544BBCZ-4A的Datasheet PDF文件第70页浏览型号ADSP-BF544BBCZ-4A的Datasheet PDF文件第71页浏览型号ADSP-BF544BBCZ-4A的Datasheet PDF文件第72页浏览型号ADSP-BF544BBCZ-4A的Datasheet PDF文件第73页浏览型号ADSP-BF544BBCZ-4A的Datasheet PDF文件第75页浏览型号ADSP-BF544BBCZ-4A的Datasheet PDF文件第76页浏览型号ADSP-BF544BBCZ-4A的Datasheet PDF文件第77页浏览型号ADSP-BF544BBCZ-4A的Datasheet PDF文件第78页  
ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549  
ATA/ATAPI-6 Interface Timing  
The following tables and figures specify ATAPI timing parame-  
ters. For detailed parameter descriptions, refer to the ATAPI  
specification (ANSI INCITS 361-2002). Table 58 to Table 61  
include ATAPI timing parameter equations. System designers  
should use these equations along with the parameters provided  
in Table 56 and Table 57. ATAPI timing control registers  
should be programmed such that ANSI INCITS 361-2002 speci-  
fications are met for the desired transfer type and mode.  
Table 56. ATA/ATAPI-6 Timing Parameters  
Parameter  
tSK1  
tOD  
Min  
Max  
6
Unit  
ns  
Difference in output delay after CLKOUT for ATAPI output pins1  
Output delay after CLKOUT for outputs1  
12  
ns  
tSUD  
tSUI  
ATAPI_D0-15 or ATAPI_D0-15A Setup Before CLKOUT  
ATAPI_IORDY Setup Before CLKOUT  
6
ns  
6
ns  
tSUDU  
ATAPI_D0-15 or ATAPI_D0-15A Setup Before ATAPI_IORDY (UDMA-in only)  
2
ns  
tHDU  
ATAPI_D0-15 or ATAPI_D0-15A Hold After ATAPI_IORDY (UDMA-in only)  
2.6  
ns  
1 ATAPI output pins include ATAPI_CS0, ATAPI_CS1, A1-3, ATAPI_DIOR, ATAPI_DIOW, ATAPI_DMACK, ATAPI_D0-15, ATAPI_A0-2A, and ATAPI_D0-15A.  
Table 57. ATA/ATAPI-6 System Timing Parameters  
Parameter  
tSK2  
tBD  
Source  
System Design  
System Design  
Maximum difference in board propagation delay between any 2 ATAPI output pins1  
Maximum board propagation delay.  
tSK3  
Maximum difference in board propagation delay during a read between ATAPI_IORDY and ATAPI_D0- System Design  
15/ATAPI_D0-15A.  
tSK4  
Maximum difference in ATAPI cable propagation delay between output pin group A and output pin ATAPI Cable Specification  
group B2  
tCDD  
tCDC  
ATAPI cable propagation delay for ATAPI_D0-15 and ATAPI_D0-15A signals.  
ATAPI Cable Specification  
ATAPI cable propagation delay for ATAPI_DIOR, ATAPI_DIOW, ATAPI_IORDY, and ATAPI_DMACK signals. ATAPI Cable Specification  
1 ATAPI output pins include ATAPI_CS0, ATAPI_CS1, A1-3, ATAPI_DIOR, ATAPI_DIOW, ATAPI_DMACK, ATAPI_D0-15, ATAPI_A0-2A, and ATAPI_D0-15A.  
2 Output pin group A includes ATAPI_DIOR, ATAPI_DIOW, and ATAPI_DMACK. Output pin group B includes ATAPI_CS0, ATAPI_CS1, A1-3, ATAPI_D0-15,  
ATAPI_A0-2A, and ATAPI_D0-15A.  
Rev. C  
|
Page 74 of 100  
|
February 2010  
 复制成功!