欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD5382BST-5-REEL 参数 Datasheet PDF下载

AD5382BST-5-REEL图片预览
型号: AD5382BST-5-REEL
PDF下载: 下载PDF文件 查看货源
内容描述: 32通道, 3 V / 5 V单电源, 14位电压输出DAC [32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC]
分类和应用: 转换器数模转换器
文件页数/大小: 40 页 / 616 K
品牌: ADI [ ADI ]
 浏览型号AD5382BST-5-REEL的Datasheet PDF文件第3页浏览型号AD5382BST-5-REEL的Datasheet PDF文件第4页浏览型号AD5382BST-5-REEL的Datasheet PDF文件第5页浏览型号AD5382BST-5-REEL的Datasheet PDF文件第6页浏览型号AD5382BST-5-REEL的Datasheet PDF文件第8页浏览型号AD5382BST-5-REEL的Datasheet PDF文件第9页浏览型号AD5382BST-5-REEL的Datasheet PDF文件第10页浏览型号AD5382BST-5-REEL的Datasheet PDF文件第11页  
AD5382  
Parameter  
AD5382-31  
Unit  
Test Conditions/Comments  
LOGIC OUTPUTS (BUSY, SDO)3  
VOL, Output Low Voltage  
VOH, Output High Voltage  
High Impedance Leakage Current  
High Impedance Output Capacitance  
LOGIC OUTPUT (SDA)3  
0.4  
DVDD – 0.5  
1
5
V max  
V min  
µA max  
pF typ  
Sinking 200 µA  
Sourcing 200 µA  
SDO only  
SDO only  
VOL, Output Low Voltage  
0.4  
0.6  
1
V max  
V max  
µA max  
pF typ  
ISINK = 3 mA  
ISINK = 6 mA  
Three-State Leakage Current  
Three-State Output Capacitance  
POWER REQUIREMENTS  
AVDD  
8
2.7/3.6  
2.7/5.5  
V min/max  
V min/max  
DVDD  
Power Supply Sensitivity3  
∆Midscale/∆ΑVDD  
AIDD  
–85  
0.375  
0.475  
1
dB typ  
mA/channel max  
mA/channel max  
mA max  
Outputs unloaded, Boost off. 0.25 mA/channel typ  
Outputs unloaded, Boost on. 0.325 mA/channel typ  
VIH = DVDD, VIL = DGND.  
DIDD  
AIDD (Power-Down)  
DIDD (Power-Down)  
Power Dissipation  
2
20  
39  
µA max  
µA max  
mW max  
Outputs unloaded, Boost off, AVDD = DVDD = 3 V  
1 AD5382-3 is calibrated using an external 1.25 V reference. Temperature range is –40°C to +85°C.  
2 Accuracy guaranteed from VOUT = 10 mV to AVDD – 50 mV.  
3 Guaranteed by characterization, not production tested.  
4 Default on the AD5382-5 is 2.5 V. Programmable to 1.25 V via CR12 in the AD5382 control register; operating the AD5382-5 with a 1.25 V reference leads to degraded  
accuracy specifications.  
AC CHARACTERISTICS1  
Table 5. AVDD = 4.5 V to 5.5 V; DVDD = 2.7 V to 5.5 V; AGND = DGND= 0 V  
Parameter  
All  
Unit  
Test Conditions/Comments  
DYNAMIC PERFORMANCE  
Output Voltage Settling Time 2  
1/4 scale to 3/4 scale change settling to 1 LSB.  
8
µs typ  
10  
2
3
µs max  
Slew Rate2  
V/µs typ  
V/µs typ  
nV-s typ  
mV typ  
Boost mode off, CR11 = 0  
Boost mode on, CR11 = 1  
Digital-to-Analog Glitch Energy  
Glitch Impulse Peak Amplitude  
Channel-to-Channel Isolation  
DAC-to-DAC Crosstalk  
Digital Crosstalk  
Digital Feedthrough  
12  
15  
100  
1
0.8  
0.1  
15  
40  
dB typ  
See Terminology section  
See Terminology section  
nV-s typ  
nV-s typ  
nV-s typ  
µV p-p typ  
µV p-p typ  
Effect of input bus activity on DAC output under test  
External reference, midscale loaded to DAC  
Internal reference, midscale loaded to DAC  
Output Noise 0.1 Hz to 10 Hz  
Output Noise Spectral Density  
@ 1 kHz  
@ 10 kHz  
150  
100  
nV/√Hz typ  
nV/√Hz typ  
1 Guaranteed by design and characterization, not production tested.  
2 The slew rate can be programmed via the current boost control bit (CR11 ) in the AD5382 control register.  
Rev. 0 | Page 7 of 40  
 
 
 复制成功!