欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD5382BST-5 参数 Datasheet PDF下载

AD5382BST-5图片预览
型号: AD5382BST-5
PDF下载: 下载PDF文件 查看货源
内容描述: 32通道, 3 V / 5 V单电源, 14位电压输出DAC [32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC]
分类和应用: 转换器数模转换器
文件页数/大小: 40 页 / 616 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD5382BST-5的Datasheet PDF文件第29页浏览型号AD5382BST-5的Datasheet PDF文件第30页浏览型号AD5382BST-5的Datasheet PDF文件第31页浏览型号AD5382BST-5的Datasheet PDF文件第32页浏览型号AD5382BST-5的Datasheet PDF文件第34页浏览型号AD5382BST-5的Datasheet PDF文件第35页浏览型号AD5382BST-5的Datasheet PDF文件第36页浏览型号AD5382BST-5的Datasheet PDF文件第37页  
AD5382
APPLICATION INFORMATION
POWER SUPPLY DECOUPLING
In any circuit where accuracy is important, careful considera-
tion of the power supply and ground return layout helps to
ensure the rated performance. The printed circuit board on
which the AD5382 is mounted should be designed so that the
analog and digital sections are separated and confined to
certain areas of the board. If the AD5382 is in a system where
multiple devices require an AGND-to-DGND connection, the
connection should be made at one point only, a star ground
point established as close to the device as possible.
For supplies with multiple pins (AV
DD
, DV
DD
), these pins should
be tied together. The AD5382 should have ample supply bypass-
ing of 10 µF in parallel with 0.1 µF on each supply, located as
close to the package as possible and ideally right up against the
device. The 10 µF capacitors are the tantalum bead type. The
0.1 µF capacitor should have low effective series resistance
(ESR) and effective series inductance (ESI), like the common
ceramic types that provide a low impedance path to ground at
high frequencies, to handle transient currents due to internal
logic switching.
The power supply lines of the AD5382 should use as large a
trace as possible to provide low impedance paths and reduce the
effects of glitches on the power supply line. Fast switching
signals such as clocks should be shielded with digital ground to
avoid radiating noise to other parts of the board, and should
never be run near the reference inputs. A ground line routed
between the D
IN
and SCLK lines will help reduce crosstalk
between them (this is not required on a multilayer board
because there will be a separate ground plane, but separating the
lines will help). It is essential to minimize noise on the V
IN
and
REFIN lines.
Avoid crossover of digital and analog signals. Traces on opposite
sides of the board should run at right angles to each other. This
reduces the effects of feedthrough through the board. A micro-
strip technique is by far the best, but is not always possible with
a double-sided board. In this technique, the component side of
the board is dedicated to the ground plane while signal traces
are placed on the solder side.
an ADR421 or ADR431 2.5 V reference. Suitable external
references for the AD5382-3 include the ADR280 1.2 V
reference. The reference should be decoupled at the
REFOUT/REFIN pin of the device with a 0.1 µF capacitor.
AVDD
0.1
µ
F
DVDD
ADR431/
ADR421
10
µ
F
0.1
µ
F
AVDD
REFOUT/REFIN
0.1
µ
F
REFGND
DVDD
VOUT0
AD5382-5
VOUT31
DAC
GND
SIGNAL
GND
AGND
DGND
03733-0-009
Figure 39. Typical Configuration with External Reference
reference. On power-up, the AD5382 defaults to an external
reference; therefore, the internal reference needs to be
configured and turned on via a write to the AD5382 control
register. Control Register Bit CR12 allows the user choose the
reference value; Bit CR 10 is used to select the internal
reference. It is recommended to use the 2.5 V reference when
AV
DD
= 5 V, and the 1.25 V reference when AV
DD
= 3 V.
AVDD
0.1µF
DVDD
10µF
0.1µF
AVDD
REFOUT/REFIN
0.1µF
REFGND
DVDD
VOUT0
AD5382
VOUT31
DAC
GND
SIGNAL
GND AGND
DGND
03733-0-010
TYPICAL CONFIGURATION CIRCUIT
configured for use with an external reference. In the circuit
shown, all AGND, SIGNAL_GND, and DAC_GND pins are tied
together to a common AGND. AGND and DGND are
connected together at the AD5382 device. On power-up, the
AD5382 defaults to external reference operation. All AV
DD
lines
are connected together and driven from the same 5 V source. It
is recommended to decouple close to the device with a 0.1 µF
ceramic and a 10 µF tantalum capacitor. In this application, the
reference for the AD5382-5 is provided externally from either
Figure 40. Typical Configuration with Internal Reference
Digital connections have been omitted for clarity. The AD5382
contains an internal power- on reset circuit with a 10 ms
brownout time. If the power supply ramp rate exceeds 10 ms,
the user should reset the AD5382 as part of the initialization
process to ensure the calibration data gets loaded correctly into
the device.
Rev. 0 | Page 33 of 40