ACT5880
Rev 2, 03-Sep-13
REGISTER AND BIT DESCRIPTIONS CONT’D
DEFAULT
and
ACCESS
ADDRESS
and BIT
BLOCK
NAME
DESCRIPTION
Z-coordinate position 1.
[11] is the MSB.
Force drive voltage and full range input is same as internal 2.5V
reference voltage.
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Z1POS[11]
Z1POS[10]
Z1POS[9]
Z1POS[8]
Z1POS[7]
Z1POS[6]
Z1POS[5]
Z1POS[4]
Z1POS[3]
Z1POS[2]
Z1POS[1]
Z1POS[0]
0
0
0
0
R
0
0xE4
0
0
0
0
Z-coordinate position 1.
[0] is the MSB.
0
R
0
0
0xE5
0xE6
0xE7
Not used.
Data reading in those bits is not certain.
x
x
x
TSC
ADC
Z-coordinate position 2.
Z2POS[11]
Z2POS[10]
Z2POS[9]
Z2POS[8]
Z2POS[7]
Z2POS[6]
Z2POS[5]
Z2POS[4]
Z2POS[3]
Z2POS[2]
Z2POS[1]
Z2POS[0]
0
0
0
0
0
0
0
0
0
0
0
0
[11] is the MSB.
Force drive voltage and full range input is same as internal 2.5V
reference voltage.
R
Z-coordinate position 2.
[0] is the MSB.
R
x
Not used.
Data reading in those bits is not certain.
x
x
Note:
R: Read accessible, writing to the bit does not make change to the volume. X is uncertain volume.
www.active-semi.com
Copyright © 2013 Active-Semi, Inc.
Active-Semi Confidential―Do Not Copy or Distribute
ActivePMUTM and ActivePathTM are trademarks of Active-Semi.
I2CTM is a trademark of NXP.
- 39 -