ACT5880
Rev 2, 03-Sep-13
REGISTER AND BIT DESCRIPTIONS CONT’D
DEFAULT
and
ACCESS
ADDRESS
and BIT
BLOCK
NAME
DESCRIPTION
X-coordinate position.
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
XPOS[11]
XPOS[10]
XPOS[9]
XPOS[8]
XPOS[7]
XPOS[6]
XPOS[5]
XPOS[4]
XPOS[3]
XPOS[2]
XPOS[1]
XPOS[0]
0
0
0
[11] is the MSB.
Force drive voltage and full range input is same as internal 2.5V
reference voltage.
0
R
0
0xE0
0
0
0
0
X-coordinate position.
[0] is the LSB.
0
R
0
0
0xE1
0xE2
0xE3
Not used.
Data reading in those bits is not certain.
x
x
x
TSC
ADC
Y-coordinate position.
[11] is the MSB.
Force drive voltage and full range input is same as internal 2.5V
reference voltage.
YPOS[11]
YPOS[10]
YPOS[9]
YPOS[8]
YPOS[7]
YPOS[6]
YPOS[5]
YPOS[4]
YPOS[3]
YPOS[2]
YPOS[1]
YPOS[0]
0
0
0
0
0
0
0
0
0
0
0
0
R
Y-coordinate position.
[0] is the LSB.
R
x
Not used.
Data reading in those bits is not certain.
x
x
Note:
R: Read accessible, writing to the bit does not make change to the volume. X is uncertain volume.
www.active-semi.com
Copyright © 2013 Active-Semi, Inc.
Active-Semi Confidential―Do Not Copy or Distribute
ActivePMUTM and ActivePathTM are trademarks of Active-Semi.
I2CTM is a trademark of NXP.
- 38 -
ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
